mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-17 03:07:06 +00:00
193c3acbe5
the condition codes. Where the ones that do have an 's' suffix and the ones that don't don't have the suffix. The trick is if MatchInstructionImpl() fails we try again after adding a CCOut operand with the correct value and removing the 's' if present. Four simple test cases added for now, lots more to come. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121401 91177308-0d34-0410-b5e6-96231b3b80d8
67 lines
2.6 KiB
ArmAsm
67 lines
2.6 KiB
ArmAsm
@ RUN: llvm-mc -mcpu=cortex-a8 -triple arm-unknown-unknown -show-encoding %s | FileCheck %s
|
|
|
|
@ CHECK: nop
|
|
@ CHECK: encoding: [0x00,0xf0,0x20,0xe3]
|
|
nop
|
|
|
|
@ CHECK: nopeq
|
|
@ CHECK: encoding: [0x00,0xf0,0x20,0x03]
|
|
nopeq
|
|
|
|
@ CHECK: trap
|
|
@ CHECK: encoding: [0xfe,0xde,0xff,0xe7]
|
|
trap
|
|
|
|
@ CHECK: bx lr
|
|
@ CHECK: encoding: [0x1e,0xff,0x2f,0xe1]
|
|
bx lr
|
|
|
|
@ CHECK: vqdmull.s32 q8, d17, d16
|
|
@ CHECK: encoding: [0xa0,0x0d,0xe1,0xf2]
|
|
vqdmull.s32 q8, d17, d16
|
|
|
|
@ CHECK: ldmia r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x92,0xe8]
|
|
@ CHECK: ldmib r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x92,0xe9]
|
|
@ CHECK: ldmda r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x12,0xe8]
|
|
@ CHECK: ldmdb r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x12,0xe9]
|
|
ldmia r2, {r1,r3-r6,sp}
|
|
ldmib r2, {r1,r3-r6,sp}
|
|
ldmda r2, {r1,r3-r6,sp}
|
|
ldmdb r2, {r1,r3-r6,sp}
|
|
|
|
@ CHECK: stmia r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x82,0xe8]
|
|
@ CHECK: stmib r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x82,0xe9]
|
|
@ CHECK: stmda r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x02,0xe8]
|
|
@ CHECK: stmdb r2, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x02,0xe9]
|
|
stmia r2, {r1,r3-r6,sp}
|
|
stmib r2, {r1,r3-r6,sp}
|
|
stmda r2, {r1,r3-r6,sp}
|
|
stmdb r2, {r1,r3-r6,sp}
|
|
|
|
@ CHECK: ldmia r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0xb2,0xe8]
|
|
@ CHECK: ldmib r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0xb2,0xe9]
|
|
@ CHECK: ldmda r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x32,0xe8]
|
|
@ CHECK: ldmdb r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x32,0xe9]
|
|
ldmia r2!, {r1,r3-r6,sp}
|
|
ldmib r2!, {r1,r3-r6,sp}
|
|
ldmda r2!, {r1,r3-r6,sp}
|
|
ldmdb r2!, {r1,r3-r6,sp}
|
|
|
|
@ CHECK: stmia r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0xa2,0xe8]
|
|
@ CHECK: stmib r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0xa2,0xe9]
|
|
@ CHECK: stmda r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x22,0xe8]
|
|
@ CHECK: stmdb r2!, {r1, r3, r4, r5, r6, sp} @ encoding: [0x7a,0x20,0x22,0xe9]
|
|
stmia r2!, {r1,r3-r6,sp}
|
|
stmib r2!, {r1,r3-r6,sp}
|
|
stmda r2!, {r1,r3-r6,sp}
|
|
stmdb r2!, {r1,r3-r6,sp}
|
|
|
|
@ CHECK: and r1, r2, r3 @ encoding: [0x03,0x10,0x02,0xe0]
|
|
and r1, r2, r3
|
|
@ CHECK: ands r1, r2, r3 @ encoding: [0x03,0x10,0x12,0xe0]
|
|
ands r1, r2, r3
|
|
@ CHECK: eor r1, r2, r3 @ encoding: [0x03,0x10,0x22,0xe0]
|
|
eor r1, r2, r3
|
|
@ CHECK: eors r1, r2, r3 @ encoding: [0x03,0x10,0x32,0xe0]
|
|
eors r1, r2, r3
|