mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
29f94c7201
This commit starts with a "git mv ARM64 AArch64" and continues out from there, renaming the C++ classes, intrinsics, and other target-local objects for consistency. "ARM64" test directories are also moved, and tests that began their life in ARM64 use an arm64 triple, those from AArch64 use an aarch64 triple. Both should be equivalent though. This finishes the AArch64 merge, and everyone should feel free to continue committing as normal now. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209577 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
846 B
LLVM
22 lines
846 B
LLVM
; RUN: llc < %s -march arm64 -mcpu=cyclone | FileCheck %s
|
|
; <rdar://problem/11294426>
|
|
|
|
@b = private unnamed_addr constant [3 x i32] [i32 1768775988, i32 1685481784, i32 1836253201], align 4
|
|
|
|
; The important thing for this test is that we need an unaligned load of `l_b'
|
|
; ("ldr w2, [x1, #8]" in this case).
|
|
|
|
; CHECK: adrp x[[PAGE:[0-9]+]], {{l_b@PAGE|.Lb}}
|
|
; CHECK: add x[[ADDR:[0-9]+]], x[[PAGE]], {{l_b@PAGEOFF|:lo12:.Lb}}
|
|
; CHECK-NEXT: ldr [[VAL:w[0-9]+]], [x[[ADDR]], #8]
|
|
; CHECK-NEXT: str [[VAL]], [x0, #8]
|
|
; CHECK-NEXT: ldr [[VAL2:x[0-9]+]], [x[[ADDR]]]
|
|
; CHECK-NEXT: str [[VAL2]], [x0]
|
|
|
|
define void @foo(i8* %a) {
|
|
call void @llvm.memcpy.p0i8.p0i8.i64(i8* %a, i8* bitcast ([3 x i32]* @b to i8*), i64 12, i32 4, i1 false)
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture, i8* nocapture, i64, i32, i1) nounwind
|