mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 15:11:24 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
98 lines
3.9 KiB
LLVM
98 lines
3.9 KiB
LLVM
; RUN: llc < %s -mtriple=thumbv7-apple-ios -mcpu=cortex-a8 -regalloc=fast -optimize-regalloc=0 | FileCheck %s -check-prefix=A8 -check-prefix=CHECK
|
|
; RUN: llc < %s -mtriple=thumbv7-apple-ios -mcpu=cortex-m3 -regalloc=fast -optimize-regalloc=0 | FileCheck %s -check-prefix=M3 -check-prefix=CHECK
|
|
; rdar://6949835
|
|
; RUN: llc < %s -mtriple=thumbv7-apple-ios -mcpu=cortex-a8 -regalloc=basic | FileCheck %s -check-prefix=BASIC -check-prefix=CHECK
|
|
; RUN: llc < %s -mtriple=thumbv7-apple-ios -mcpu=cortex-a8 -regalloc=greedy | FileCheck %s -check-prefix=GREEDY -check-prefix=CHECK
|
|
|
|
; Magic ARM pair hints works best with linearscan / fast.
|
|
|
|
; Cortex-M3 errata 602117: LDRD with base in list may result in incorrect base
|
|
; register when interrupted or faulted.
|
|
|
|
@b = external global i64*
|
|
|
|
define i64 @t(i64 %a) nounwind readonly {
|
|
entry:
|
|
; A8-LABEL: t:
|
|
; A8: ldrd r2, r3, [r2]
|
|
|
|
; M3-LABEL: t:
|
|
; M3-NOT: ldrd
|
|
|
|
%0 = load i64*, i64** @b, align 4
|
|
%1 = load i64, i64* %0, align 4
|
|
%2 = mul i64 %1, %a
|
|
ret i64 %2
|
|
}
|
|
|
|
; rdar://10435045 mixed LDRi8/LDRi12
|
|
;
|
|
; In this case, LSR generate a sequence of LDRi8/LDRi12. We should be
|
|
; able to generate an LDRD pair here, but this is highly sensitive to
|
|
; regalloc hinting. So, this doubles as a register allocation
|
|
; test. RABasic currently does a better job within the inner loop
|
|
; because of its *lack* of hinting ability. Whereas RAGreedy keeps
|
|
; R0/R1/R2 live as the three arguments, forcing the LDRD's odd
|
|
; destination into R3. We then sensibly split LDRD again rather then
|
|
; evict another live range or use callee saved regs. Sorry if the test
|
|
; is sensitive to Regalloc changes, but it is an interesting case.
|
|
;
|
|
; BASIC: @f
|
|
; BASIC: %bb
|
|
; BASIC: ldrd
|
|
; BASIC: str
|
|
; GREEDY: @f
|
|
; GREEDY: %bb
|
|
; GREEDY: ldrd
|
|
; GREEDY: str
|
|
define void @f(i32* nocapture %a, i32* nocapture %b, i32 %n) nounwind {
|
|
entry:
|
|
%0 = add nsw i32 %n, -1 ; <i32> [#uses=2]
|
|
%1 = icmp sgt i32 %0, 0 ; <i1> [#uses=1]
|
|
br i1 %1, label %bb, label %return
|
|
|
|
bb: ; preds = %bb, %entry
|
|
%i.03 = phi i32 [ %tmp, %bb ], [ 0, %entry ] ; <i32> [#uses=3]
|
|
%scevgep = getelementptr i32, i32* %a, i32 %i.03 ; <i32*> [#uses=1]
|
|
%scevgep4 = getelementptr i32, i32* %b, i32 %i.03 ; <i32*> [#uses=1]
|
|
%tmp = add i32 %i.03, 1 ; <i32> [#uses=3]
|
|
%scevgep5 = getelementptr i32, i32* %a, i32 %tmp ; <i32*> [#uses=1]
|
|
%2 = load i32, i32* %scevgep, align 4 ; <i32> [#uses=1]
|
|
%3 = load i32, i32* %scevgep5, align 4 ; <i32> [#uses=1]
|
|
%4 = add nsw i32 %3, %2 ; <i32> [#uses=1]
|
|
store i32 %4, i32* %scevgep4, align 4
|
|
%exitcond = icmp eq i32 %tmp, %0 ; <i1> [#uses=1]
|
|
br i1 %exitcond, label %return, label %bb
|
|
|
|
return: ; preds = %bb, %entry
|
|
ret void
|
|
}
|
|
|
|
; rdar://13978317
|
|
; Pair of loads not formed when lifetime markers are set.
|
|
%struct.Test = type { i32, i32, i32 }
|
|
|
|
@TestVar = external global %struct.Test
|
|
|
|
define void @Func1() nounwind ssp {
|
|
; CHECK: @Func1
|
|
entry:
|
|
; A8: movw [[BASE:r[0-9]+]], :lower16:{{.*}}TestVar{{.*}}
|
|
; A8: movt [[BASE]], :upper16:{{.*}}TestVar{{.*}}
|
|
; A8: ldrd [[FIELD1:r[0-9]+]], [[FIELD2:r[0-9]+]], {{\[}}[[BASE]], #4]
|
|
; A8-NEXT: add [[FIELD1]], [[FIELD2]]
|
|
; A8-NEXT: str [[FIELD1]], {{\[}}[[BASE]]{{\]}}
|
|
%orig_blocks = alloca [256 x i16], align 2
|
|
%0 = bitcast [256 x i16]* %orig_blocks to i8*call void @llvm.lifetime.start(i64 512, i8* %0) nounwind
|
|
%tmp1 = load i32, i32* getelementptr inbounds (%struct.Test* @TestVar, i32 0, i32 1), align 4
|
|
%tmp2 = load i32, i32* getelementptr inbounds (%struct.Test* @TestVar, i32 0, i32 2), align 4
|
|
%add = add nsw i32 %tmp2, %tmp1
|
|
store i32 %add, i32* getelementptr inbounds (%struct.Test* @TestVar, i32 0, i32 0), align 4
|
|
call void @llvm.lifetime.end(i64 512, i8* %0) nounwind
|
|
ret void
|
|
}
|
|
|
|
|
|
declare void @llvm.lifetime.start(i64, i8* nocapture) nounwind
|
|
declare void @llvm.lifetime.end(i64, i8* nocapture) nounwind
|