mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-10 01:10:48 +00:00
d36696c4e0
not legal. However, it should use a div instruction + mul + sub if divide is legal. The rem legalization code was missing a check and incorrectly uses a divrem libcall even when div is legal. rdar://12481395 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@165778 91177308-0d34-0410-b5e6-96231b3b80d8
95 lines
2.2 KiB
LLVM
95 lines
2.2 KiB
LLVM
; RUN: llc < %s -mtriple=arm-apple-ios5.0 -mcpu=cortex-a8 | FileCheck %s -check-prefix=A8
|
|
; RUN: llc < %s -mtriple=arm-apple-ios5.0 -mcpu=swift | FileCheck %s -check-prefix=SWIFT
|
|
|
|
; rdar://12481395
|
|
|
|
define void @foo(i32 %x, i32 %y, i32* nocapture %P) nounwind ssp {
|
|
entry:
|
|
; A8: foo:
|
|
; A8: bl ___divmodsi4
|
|
; A8-NOT: bl ___divmodsi4
|
|
|
|
; SWIFT: foo:
|
|
; SWIFT: sdiv
|
|
; SWIFT: mls
|
|
; SWIFT-NOT: bl __divmodsi4
|
|
%div = sdiv i32 %x, %y
|
|
store i32 %div, i32* %P, align 4
|
|
%rem = srem i32 %x, %y
|
|
%arrayidx6 = getelementptr inbounds i32* %P, i32 1
|
|
store i32 %rem, i32* %arrayidx6, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @bar(i32 %x, i32 %y, i32* nocapture %P) nounwind ssp {
|
|
entry:
|
|
; A8: bar:
|
|
; A8: bl ___udivmodsi4
|
|
; A8-NOT: bl ___udivmodsi4
|
|
|
|
; SWIFT: bar:
|
|
; SWIFT: udiv
|
|
; SWIFT: mls
|
|
; SWIFT-NOT: bl __udivmodsi4
|
|
%div = udiv i32 %x, %y
|
|
store i32 %div, i32* %P, align 4
|
|
%rem = urem i32 %x, %y
|
|
%arrayidx6 = getelementptr inbounds i32* %P, i32 1
|
|
store i32 %rem, i32* %arrayidx6, align 4
|
|
ret void
|
|
}
|
|
|
|
; rdar://9280991
|
|
@flags = external unnamed_addr global i32
|
|
@tabsize = external unnamed_addr global i32
|
|
|
|
define void @do_indent(i32 %cols) nounwind {
|
|
entry:
|
|
; A8: do_indent:
|
|
; SWIFT: do_indent:
|
|
%0 = load i32* @flags, align 4
|
|
%1 = and i32 %0, 67108864
|
|
%2 = icmp eq i32 %1, 0
|
|
br i1 %2, label %bb1, label %bb
|
|
|
|
bb:
|
|
; A8: bl ___divmodsi4
|
|
; SWIFT: sdiv
|
|
; SWIFT: mls
|
|
; SWIFT-NOT: bl __divmodsi4
|
|
%3 = load i32* @tabsize, align 4
|
|
%4 = srem i32 %cols, %3
|
|
%5 = sdiv i32 %cols, %3
|
|
%6 = tail call i32 @llvm.objectsize.i32(i8* null, i1 false)
|
|
%7 = tail call i8* @__memset_chk(i8* null, i32 9, i32 %5, i32 %6) nounwind
|
|
br label %bb1
|
|
|
|
bb1:
|
|
%line_indent_len.0 = phi i32 [ %4, %bb ], [ 0, %entry ]
|
|
%8 = getelementptr inbounds i8* null, i32 %line_indent_len.0
|
|
store i8 0, i8* %8, align 1
|
|
ret void
|
|
}
|
|
|
|
declare i32 @llvm.objectsize.i32(i8*, i1) nounwind readnone
|
|
declare i8* @__memset_chk(i8*, i32, i32, i32) nounwind
|
|
|
|
; rdar://11714607
|
|
define i32 @howmany(i32 %x, i32 %y) nounwind {
|
|
entry:
|
|
; A8: howmany:
|
|
; A8: bl ___udivmodsi4
|
|
; A8-NOT: ___udivsi3
|
|
|
|
; SWIFT: howmany:
|
|
; SWIFT: udiv
|
|
; SWIFT: mls
|
|
; SWIFT-NOT: bl __udivmodsi4
|
|
%rem = urem i32 %x, %y
|
|
%div = udiv i32 %x, %y
|
|
%not.cmp = icmp ne i32 %rem, 0
|
|
%add = zext i1 %not.cmp to i32
|
|
%cond = add i32 %add, %div
|
|
ret i32 %cond
|
|
}
|