mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-09 15:57:28 +00:00
The fast register allocator is not supposed to work in the optimizing pipeline. It doesn't make sense to compute live intervals, run full copy coalescing, and then run RAFast. Fast register allocation in the optimizing pipeline is better done by RABasic. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@158242 91177308-0d34-0410-b5e6-96231b3b80d8
31 lines
1.4 KiB
LLVM
31 lines
1.4 KiB
LLVM
; RUN: llc < %s -march=x86 | FileCheck %s
|
|
; RUN: llc < %s -march=x86 -regalloc=fast -optimize-regalloc=0 | FileCheck %s
|
|
|
|
; %0 must not be put in EAX or EDX.
|
|
; In the first asm, $0 and $2 must not be put in EAX.
|
|
; CHECK: InlineAsm Start
|
|
; CHECK-NOT: movl %eax, %eax
|
|
; CHECK-NOT: movl (%eax), %eax
|
|
; CHECK: InlineAsm End
|
|
; In the second asm, $0 and $2 must not be put in EDX.
|
|
; CHECK: InlineAsm Start
|
|
; CHECK-NOT: movl %edx, %edx
|
|
; CHECK-NOT: movl (%edx), %edx
|
|
; CHECK: InlineAsm End
|
|
|
|
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"
|
|
target triple = "i386-apple-darwin8"
|
|
@x = common global i32 0
|
|
|
|
define i32 @aci(i32* %pw) nounwind {
|
|
entry:
|
|
%0 = load i32* @x, align 4
|
|
%asmtmp = tail call { i32, i32 } asm "movl $0, %eax\0A\090:\0A\09test %eax, %eax\0A\09je 1f\0A\09movl %eax, $2\0A\09incl $2\0A\09lock\0A\09cmpxchgl $2, $0\0A\09jne 0b\0A\091:", "=*m,=&{ax},=&r,*m,~{dirflag},~{fpsr},~{flags},~{memory},~{cc}"(i32* %pw, i32* %pw) nounwind
|
|
%asmtmp2 = tail call { i32, i32 } asm "movl $0, %edx\0A\090:\0A\09test %edx, %edx\0A\09je 1f\0A\09movl %edx, $2\0A\09incl $2\0A\09lock\0A\09cmpxchgl $2, $0\0A\09jne 0b\0A\091:", "=*m,=&{dx},=&r,*m,~{dirflag},~{fpsr},~{flags},~{memory},~{cc}"(i32* %pw, i32* %pw) nounwind
|
|
%asmresult2 = extractvalue { i32, i32 } %asmtmp, 0
|
|
%asmresult3 = extractvalue { i32, i32 } %asmtmp2, 0
|
|
%1 = add i32 %asmresult2, %asmresult3
|
|
%2 = add i32 %0, %1
|
|
ret i32 %2
|
|
}
|