mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-22 07:32:48 +00:00
3957d4245f
This patch teaches the x86 backend how to efficiently lower ISD::BITCAST dag nodes from MVT::f64 to MVT::v4i16 (and vice versa), and from MVT::f64 to MVT::v8i8 (and vice versa). This patch extends the logic from revision 208107 to also handle MVT::v4i16 and MVT::v8i8. Also, this patch correctly propagates Undef values when performing the widening of a vector (example: when widening from v2i32 to v4i32, the upper 64bits of the resulting vector are 'undef'). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209451 91177308-0d34-0410-b5e6-96231b3b80d8
41 lines
850 B
LLVM
41 lines
850 B
LLVM
; RUN: llc < %s -mtriple=x86_64-apple-darwin11 -mcpu=core2 -mattr=+mmx,+sse2 | FileCheck %s
|
|
; rdar://6602459
|
|
|
|
@g_v1di = external global <1 x i64>
|
|
|
|
define void @t1() nounwind {
|
|
entry:
|
|
%call = call <1 x i64> @return_v1di() ; <<1 x i64>> [#uses=0]
|
|
store <1 x i64> %call, <1 x i64>* @g_v1di
|
|
ret void
|
|
; CHECK-LABEL: t1:
|
|
; CHECK: callq
|
|
; CHECK-NEXT: movq _g_v1di
|
|
; CHECK-NEXT: movq %rax,
|
|
}
|
|
|
|
declare <1 x i64> @return_v1di()
|
|
|
|
define <1 x i64> @t2() nounwind {
|
|
ret <1 x i64> <i64 1>
|
|
; CHECK-LABEL: t2:
|
|
; CHECK: movl $1
|
|
; CHECK-NEXT: ret
|
|
}
|
|
|
|
define <2 x i32> @t3() nounwind {
|
|
ret <2 x i32> <i32 1, i32 0>
|
|
; CHECK-LABEL: t3:
|
|
; CHECK: movl $1
|
|
; CHECK: movd {{.*}}, %xmm0
|
|
}
|
|
|
|
define double @t4() nounwind {
|
|
ret double bitcast (<2 x i32> <i32 1, i32 0> to double)
|
|
; CHECK-LABEL: t4:
|
|
; CHECK: movl $1
|
|
; CHECK-NOT: pshufd
|
|
; CHECK: movd {{.*}}, %xmm0
|
|
}
|
|
|