mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
65692c809e
SltCCRxRy16, SltiCCRxImmX16, SltiuCCRxImmX16, SltuCCRxRy16 $T8 shows up as register $24 when emitted from C++ code so we had to change some tests that were already there for this functionality. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175593 91177308-0d34-0410-b5e6-96231b3b80d8
28 lines
855 B
LLVM
28 lines
855 B
LLVM
; RUN: llc -march=mipsel -mcpu=mips16 -relocation-model=pic -O3 < %s | FileCheck %s -check-prefix=16
|
|
|
|
@j = global i32 -5, align 4
|
|
@k = global i32 10, align 4
|
|
@l = global i32 20, align 4
|
|
@m = global i32 10, align 4
|
|
@r1 = common global i32 0, align 4
|
|
@r2 = common global i32 0, align 4
|
|
@r3 = common global i32 0, align 4
|
|
@.str = private unnamed_addr constant [22 x i8] c"1 = %i\0A1 = %i\0A0 = %i\0A\00", align 1
|
|
|
|
define void @test() nounwind {
|
|
entry:
|
|
%0 = load i32* @k, align 4
|
|
%1 = load i32* @j, align 4
|
|
%cmp = icmp sge i32 %0, %1
|
|
%conv = zext i1 %cmp to i32
|
|
store i32 %conv, i32* @r1, align 4
|
|
; 16: slt ${{[0-9]+}}, ${{[0-9]+}}
|
|
; 16: move $[[REGISTER:[0-9]+]], $24
|
|
; 16: xor $[[REGISTER]], ${{[0-9]+}}
|
|
%2 = load i32* @m, align 4
|
|
%cmp1 = icmp sge i32 %0, %2
|
|
%conv2 = zext i1 %cmp1 to i32
|
|
store i32 %conv2, i32* @r2, align 4
|
|
ret void
|
|
}
|