mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-22 07:32:48 +00:00
92b38a9d1c
This generalizes the code to eliminate extra truncs/exts around i1 bit
operations to also do the same on PPC64 for i32 bit operations. This eliminates
a fairly prevalent code wart:
int foo(int a) {
return a == 5 ? 7 : 8;
}
On PPC64, because of the extension implied by the ABI, this would generate:
cmplwi 0, 3, 5
li 12, 8
li 4, 7
isel 3, 4, 12, 2
rldicl 3, 3, 0, 32
blr
where the 'rldicl 3, 3, 0, 32', the extension, is completely unnecessary. At
least for the single-BB case (which is all that the DAG combine mechanism can
handle), this unnecessary extension is no longer generated.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@202600 91177308-0d34-0410-b5e6-96231b3b80d8
193 lines
4.8 KiB
LLVM
193 lines
4.8 KiB
LLVM
; RUN: llc -mcpu=pwr7 < %s | FileCheck %s
|
|
target datalayout = "E-m:e-i64:64-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define zeroext i1 @test1(float %v1, float %v2) #0 {
|
|
entry:
|
|
%cmp = fcmp oge float %v1, %v2
|
|
%cmp2 = fcmp ole float %v2, 0.000000e+00
|
|
%and5 = and i1 %cmp, %cmp2
|
|
ret i1 %and5
|
|
|
|
; CHECK-LABEL: @test1
|
|
; CHECK-DAG: fcmpu {{[0-9]+}}, 1, 2
|
|
; CHECK-DAG: li [[REG1:[0-9]+]], 1
|
|
; CHECK-DAG: lfs [[REG2:[0-9]+]],
|
|
; CHECK-DAG: fcmpu {{[0-9]+}}, 2, [[REG2]]
|
|
; CHECK: crnor
|
|
; CHECK: crnor
|
|
; CHECK: crnand [[REG4:[0-9]+]],
|
|
; CHECK: isel 3, 0, [[REG1]], [[REG4]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define zeroext i1 @test2(float %v1, float %v2) #0 {
|
|
entry:
|
|
%cmp = fcmp oge float %v1, %v2
|
|
%cmp2 = fcmp ole float %v2, 0.000000e+00
|
|
%xor5 = xor i1 %cmp, %cmp2
|
|
ret i1 %xor5
|
|
|
|
; CHECK-LABEL: @test2
|
|
; CHECK-DAG: fcmpu {{[0-9]+}}, 1, 2
|
|
; CHECK-DAG: li [[REG1:[0-9]+]], 1
|
|
; CHECK-DAG: lfs [[REG2:[0-9]+]],
|
|
; CHECK-DAG: fcmpu {{[0-9]+}}, 2, [[REG2]]
|
|
; CHECK: crnor
|
|
; CHECK: crnor
|
|
; CHECK: creqv [[REG4:[0-9]+]],
|
|
; CHECK: isel 3, 0, [[REG1]], [[REG4]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define zeroext i1 @test3(float %v1, float %v2, i32 signext %x) #0 {
|
|
entry:
|
|
%cmp = fcmp oge float %v1, %v2
|
|
%cmp2 = fcmp ole float %v2, 0.000000e+00
|
|
%cmp4 = icmp ne i32 %x, -2
|
|
%and7 = and i1 %cmp2, %cmp4
|
|
%xor8 = xor i1 %cmp, %and7
|
|
ret i1 %xor8
|
|
|
|
; CHECK-LABEL: @test3
|
|
; CHECK-DAG: fcmpu {{[0-9]+}}, 1, 2
|
|
; CHECK-DAG: li [[REG1:[0-9]+]], 1
|
|
; CHECK-DAG: lfs [[REG2:[0-9]+]],
|
|
; CHECK-DAG: fcmpu {{[0-9]+}}, 2, [[REG2]]
|
|
; CHECK: crnor
|
|
; CHECK: crnor
|
|
; CHECK: crandc
|
|
; CHECK: creqv [[REG4:[0-9]+]],
|
|
; CHECK: isel 3, 0, [[REG1]], [[REG4]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define zeroext i1 @test4(i1 zeroext %v1, i1 zeroext %v2, i1 zeroext %v3) #0 {
|
|
entry:
|
|
%and8 = and i1 %v1, %v2
|
|
%or9 = or i1 %and8, %v3
|
|
ret i1 %or9
|
|
|
|
; CHECK-DAG: @test4
|
|
; CHECK: and [[REG1:[0-9]+]], 3, 4
|
|
; CHECK: or 3, [[REG1]], 5
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define zeroext i1 @test5(i1 zeroext %v1, i1 zeroext %v2, i32 signext %v3) #0 {
|
|
entry:
|
|
%and6 = and i1 %v1, %v2
|
|
%cmp = icmp ne i32 %v3, -2
|
|
%or7 = or i1 %and6, %cmp
|
|
ret i1 %or7
|
|
|
|
; CHECK-LABEL: @test5
|
|
; CHECK-DAG: and [[REG1:[0-9]+]], 3, 4
|
|
; CHECK-DAG: cmpwi {{[0-9]+}}, 5, -2
|
|
; CHECK-DAG: li [[REG3:[0-9]+]], 1
|
|
; CHECK-DAG: andi. {{[0-9]+}}, [[REG1]], 1
|
|
; CHECK-DAG: crandc [[REG5:[0-9]+]],
|
|
; CHECK: isel 3, 0, [[REG3]], [[REG5]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define zeroext i1 @test6(i1 zeroext %v1, i1 zeroext %v2, i32 signext %v3) #0 {
|
|
entry:
|
|
%cmp = icmp ne i32 %v3, -2
|
|
%or6 = or i1 %cmp, %v2
|
|
%and7 = and i1 %or6, %v1
|
|
ret i1 %and7
|
|
|
|
; CHECK-LABEL: @test6
|
|
; CHECK-DAG: andi. {{[0-9]+}}, 3, 1
|
|
; CHECK-DAG: cmpwi {{[0-9]+}}, 5, -2
|
|
; CHECK-DAG: cror [[REG1:[0-9]+]], 1, 1
|
|
; CHECK-DAG: andi. {{[0-9]+}}, 4, 1
|
|
; CHECK-DAG: li [[REG2:[0-9]+]], 1
|
|
; CHECK-DAG: crorc [[REG4:[0-9]+]], 1,
|
|
; CHECK-DAG: crnand [[REG5:[0-9]+]], [[REG4]], [[REG1]]
|
|
; CHECK: isel 3, 0, [[REG2]], [[REG5]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define signext i32 @test7(i1 zeroext %v2, i32 signext %i1, i32 signext %i2) #0 {
|
|
entry:
|
|
%cond = select i1 %v2, i32 %i1, i32 %i2
|
|
ret i32 %cond
|
|
|
|
; CHECK-LABEL: @test7
|
|
; CHECK: andi. {{[0-9]+}}, 3, 1
|
|
; CHECK: isel 3, 4, 5, 1
|
|
; CHECK: blr
|
|
}
|
|
|
|
define signext i32 @exttest7(i32 signext %a) #0 {
|
|
entry:
|
|
%cmp = icmp eq i32 %a, 5
|
|
%cond = select i1 %cmp, i32 7, i32 8
|
|
ret i32 %cond
|
|
|
|
; CHECK-LABEL: @exttest7
|
|
; CHECK-DAG: cmplwi {{[0-9]+}}, 3, 5
|
|
; CHECK-DAG: li [[REG1:[0-9]+]], 8
|
|
; CHECK-DAG: li [[REG2:[0-9]+]], 7
|
|
; CHECK: isel 3, [[REG2]], [[REG1]],
|
|
; CHECK-NOT: rldicl
|
|
; CHECK: blr
|
|
}
|
|
|
|
define zeroext i32 @exttest8() #0 {
|
|
entry:
|
|
%v0 = load i64* undef, align 8
|
|
%sub = sub i64 80, %v0
|
|
%div = lshr i64 %sub, 1
|
|
%conv13 = trunc i64 %div to i32
|
|
%cmp14 = icmp ugt i32 %conv13, 80
|
|
%.conv13 = select i1 %cmp14, i32 0, i32 %conv13
|
|
ret i32 %.conv13
|
|
; CHECK-LABEL: @exttest8
|
|
; This is a don't-crash test: %conv13 is both one of the possible select output
|
|
; values and also an input to the conditional feeding it.
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define float @test8(i1 zeroext %v2, float %v1, float %v3) #0 {
|
|
entry:
|
|
%cond = select i1 %v2, float %v1, float %v3
|
|
ret float %cond
|
|
|
|
; CHECK-LABEL: @test8
|
|
; CHECK: andi. {{[0-9]+}}, 3, 1
|
|
; CHECK: bclr 12, 1, 0
|
|
; CHECK: fmr 1, 2
|
|
; CHECK: blr
|
|
}
|
|
|
|
; Function Attrs: nounwind readnone
|
|
define signext i32 @test10(i32 signext %v1, i32 signext %v2) #0 {
|
|
entry:
|
|
%tobool = icmp ne i32 %v1, 0
|
|
%lnot = icmp eq i32 %v2, 0
|
|
%and3 = and i1 %tobool, %lnot
|
|
%and = zext i1 %and3 to i32
|
|
ret i32 %and
|
|
|
|
; CHECK-LABEL: @test10
|
|
; CHECK-DAG: cmpwi {{[0-9]+}}, 3, 0
|
|
; CHECK-DAG: cmpwi {{[0-9]+}}, 4, 0
|
|
; CHECK-DAG: li [[REG2:[0-9]+]], 1
|
|
; CHECK-DAG: crorc [[REG3:[0-9]+]],
|
|
; CHECK: isel 3, 0, [[REG2]], [[REG3]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
attributes #0 = { nounwind readnone }
|
|
|