mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
7ab9941632
Differential Revision: http://reviews.llvm.org/D8387 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@235298 91177308-0d34-0410-b5e6-96231b3b80d8
563 lines
14 KiB
TableGen
563 lines
14 KiB
TableGen
//=- Mips32r6InstrFormats.td - Mips32r6 Instruction Formats -*- tablegen -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes Mips32r6 instruction formats.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class R6MMR6Rel;
|
|
|
|
def MipsR62MicroMipsR6 : InstrMapping {
|
|
let FilterClass = "R6MMR6Rel";
|
|
// Instructions with the same BaseOpcode and isNVStore values form a row.
|
|
let RowFields = ["BaseOpcode"];
|
|
// Instructions with the same predicate sense form a column.
|
|
let ColFields = ["Arch"];
|
|
// The key column is the unpredicated instructions.
|
|
let KeyCol = ["mipsr6"];
|
|
// Value columns are PredSense=true and PredSense=false
|
|
let ValueCols = [["mipsr6"], ["micromipsr6"]];
|
|
}
|
|
|
|
class MipsR6Arch<string opstr> {
|
|
string Arch = "mipsr6";
|
|
string BaseOpcode = opstr;
|
|
}
|
|
|
|
class MipsR6Inst : MipsInst<(outs), (ins), "", [], NoItinerary, FrmOther>,
|
|
PredicateControl {
|
|
let DecoderNamespace = "Mips32r6_64r6";
|
|
let EncodingPredicates = [HasStdEnc];
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Field Values
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class OPGROUP<bits<6> Val> {
|
|
bits<6> Value = Val;
|
|
}
|
|
def OPGROUP_COP1 : OPGROUP<0b010001>;
|
|
def OPGROUP_COP2 : OPGROUP<0b010010>;
|
|
def OPGROUP_ADDI : OPGROUP<0b001000>;
|
|
def OPGROUP_AUI : OPGROUP<0b001111>;
|
|
def OPGROUP_BLEZ : OPGROUP<0b000110>;
|
|
def OPGROUP_BGTZ : OPGROUP<0b000111>;
|
|
def OPGROUP_BLEZL : OPGROUP<0b010110>;
|
|
def OPGROUP_BGTZL : OPGROUP<0b010111>;
|
|
def OPGROUP_DADDI : OPGROUP<0b011000>;
|
|
def OPGROUP_DAUI : OPGROUP<0b011101>;
|
|
def OPGROUP_PCREL : OPGROUP<0b111011>;
|
|
def OPGROUP_REGIMM : OPGROUP<0b000001>;
|
|
def OPGROUP_SPECIAL : OPGROUP<0b000000>;
|
|
// The spec occasionally names this value LL, LLD, SC, or SCD.
|
|
def OPGROUP_SPECIAL3 : OPGROUP<0b011111>;
|
|
// The spec names this constant LWC2, LDC2, SWC2, and SDC2 in different places.
|
|
def OPGROUP_COP2LDST : OPGROUP<0b010010>;
|
|
|
|
class OPCODE2<bits<2> Val> {
|
|
bits<2> Value = Val;
|
|
}
|
|
def OPCODE2_ADDIUPC : OPCODE2<0b00>;
|
|
def OPCODE2_LWPC : OPCODE2<0b01>;
|
|
def OPCODE2_LWUPC : OPCODE2<0b10>;
|
|
|
|
class OPCODE3<bits<3> Val> {
|
|
bits<3> Value = Val;
|
|
}
|
|
def OPCODE3_LDPC : OPCODE3<0b110>;
|
|
|
|
class OPCODE5<bits<5> Val> {
|
|
bits<5> Value = Val;
|
|
}
|
|
def OPCODE5_ALUIPC : OPCODE5<0b11111>;
|
|
def OPCODE5_AUIPC : OPCODE5<0b11110>;
|
|
def OPCODE5_DAHI : OPCODE5<0b00110>;
|
|
def OPCODE5_DATI : OPCODE5<0b11110>;
|
|
def OPCODE5_BC1EQZ : OPCODE5<0b01001>;
|
|
def OPCODE5_BC1NEZ : OPCODE5<0b01101>;
|
|
def OPCODE5_BC2EQZ : OPCODE5<0b01001>;
|
|
def OPCODE5_BC2NEZ : OPCODE5<0b01101>;
|
|
def OPCODE5_BGEZAL : OPCODE5<0b10001>;
|
|
// The next four constants are unnamed in the spec. These names are taken from
|
|
// the OPGROUP names they are used with.
|
|
def OPCODE5_LDC2 : OPCODE5<0b01110>;
|
|
def OPCODE5_LWC2 : OPCODE5<0b01010>;
|
|
def OPCODE5_SDC2 : OPCODE5<0b01111>;
|
|
def OPCODE5_SWC2 : OPCODE5<0b01011>;
|
|
|
|
class OPCODE6<bits<6> Val> {
|
|
bits<6> Value = Val;
|
|
}
|
|
def OPCODE6_ALIGN : OPCODE6<0b100000>;
|
|
def OPCODE6_DALIGN : OPCODE6<0b100100>;
|
|
def OPCODE6_BITSWAP : OPCODE6<0b100000>;
|
|
def OPCODE6_DBITSWAP : OPCODE6<0b100100>;
|
|
def OPCODE6_JALR : OPCODE6<0b001001>;
|
|
def OPCODE6_CACHE : OPCODE6<0b100101>;
|
|
def OPCODE6_PREF : OPCODE6<0b110101>;
|
|
// The next four constants are unnamed in the spec. These names are taken from
|
|
// the OPGROUP names they are used with.
|
|
def OPCODE6_LL : OPCODE6<0b110110>;
|
|
def OPCODE6_LLD : OPCODE6<0b110111>;
|
|
def OPCODE6_SC : OPCODE6<0b100110>;
|
|
def OPCODE6_SCD : OPCODE6<0b100111>;
|
|
def OPCODE6_CLO : OPCODE6<0b010001>;
|
|
def OPCODE6_CLZ : OPCODE6<0b010000>;
|
|
def OPCODE6_DCLO : OPCODE6<0b010011>;
|
|
def OPCODE6_DCLZ : OPCODE6<0b010010>;
|
|
def OPCODE6_LSA : OPCODE6<0b000101>;
|
|
def OPCODE6_DLSA : OPCODE6<0b010101>;
|
|
def OPCODE6_SDBBP : OPCODE6<0b001110>;
|
|
|
|
class FIELD_FMT<bits<5> Val> {
|
|
bits<5> Value = Val;
|
|
}
|
|
def FIELD_FMT_S : FIELD_FMT<0b10000>;
|
|
def FIELD_FMT_D : FIELD_FMT<0b10001>;
|
|
|
|
class FIELD_CMP_COND<bits<5> Val> {
|
|
bits<5> Value = Val;
|
|
}
|
|
// Note: The CMP_COND_FMT names differ from the C_COND_FMT names.
|
|
def FIELD_CMP_COND_AF : FIELD_CMP_COND<0b00000>;
|
|
def FIELD_CMP_COND_UN : FIELD_CMP_COND<0b00001>;
|
|
def FIELD_CMP_COND_EQ : FIELD_CMP_COND<0b00010>;
|
|
def FIELD_CMP_COND_UEQ : FIELD_CMP_COND<0b00011>;
|
|
def FIELD_CMP_COND_LT : FIELD_CMP_COND<0b00100>;
|
|
def FIELD_CMP_COND_ULT : FIELD_CMP_COND<0b00101>;
|
|
def FIELD_CMP_COND_LE : FIELD_CMP_COND<0b00110>;
|
|
def FIELD_CMP_COND_ULE : FIELD_CMP_COND<0b00111>;
|
|
def FIELD_CMP_COND_SAF : FIELD_CMP_COND<0b01000>;
|
|
def FIELD_CMP_COND_SUN : FIELD_CMP_COND<0b01001>;
|
|
def FIELD_CMP_COND_SEQ : FIELD_CMP_COND<0b01010>;
|
|
def FIELD_CMP_COND_SUEQ : FIELD_CMP_COND<0b01011>;
|
|
def FIELD_CMP_COND_SLT : FIELD_CMP_COND<0b01100>;
|
|
def FIELD_CMP_COND_SULT : FIELD_CMP_COND<0b01101>;
|
|
def FIELD_CMP_COND_SLE : FIELD_CMP_COND<0b01110>;
|
|
def FIELD_CMP_COND_SULE : FIELD_CMP_COND<0b01111>;
|
|
|
|
class FIELD_CMP_FORMAT<bits<5> Val> {
|
|
bits<5> Value = Val;
|
|
}
|
|
def FIELD_CMP_FORMAT_S : FIELD_CMP_FORMAT<0b10100>;
|
|
def FIELD_CMP_FORMAT_D : FIELD_CMP_FORMAT<0b10101>;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Disambiguators
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Some encodings are ambiguous except by comparing field values.
|
|
|
|
class DecodeDisambiguates<string Name> {
|
|
string DecoderMethod = !strconcat("Decode", Name);
|
|
}
|
|
|
|
class DecodeDisambiguatedBy<string Name> : DecodeDisambiguates<Name> {
|
|
string DecoderNamespace = "Mips32r6_64r6_Ambiguous";
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Encoding Formats
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class AUI_FM : MipsR6Inst {
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
bits<16> imm;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_AUI.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-0} = imm;
|
|
}
|
|
|
|
class DAUI_FM : AUI_FM {
|
|
let Inst{31-26} = OPGROUP_DAUI.Value;
|
|
}
|
|
|
|
class BAL_FM : MipsR6Inst {
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_REGIMM.Value;
|
|
let Inst{25-21} = 0b00000;
|
|
let Inst{20-16} = OPCODE5_BGEZAL.Value;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
class COP1_2R_FM<bits<6> funct, FIELD_FMT Format> : MipsR6Inst {
|
|
bits<5> fs;
|
|
bits<5> fd;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_COP1.Value;
|
|
let Inst{25-21} = Format.Value;
|
|
let Inst{20-16} = 0b00000;
|
|
let Inst{15-11} = fs;
|
|
let Inst{10-6} = fd;
|
|
let Inst{5-0} = funct;
|
|
}
|
|
|
|
class COP1_3R_FM<bits<6> funct, FIELD_FMT Format> : MipsR6Inst {
|
|
bits<5> ft;
|
|
bits<5> fs;
|
|
bits<5> fd;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_COP1.Value;
|
|
let Inst{25-21} = Format.Value;
|
|
let Inst{20-16} = ft;
|
|
let Inst{15-11} = fs;
|
|
let Inst{10-6} = fd;
|
|
let Inst{5-0} = funct;
|
|
}
|
|
|
|
class COP1_BCCZ_FM<OPCODE5 Operation> : MipsR6Inst {
|
|
bits<5> ft;
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_COP1.Value;
|
|
let Inst{25-21} = Operation.Value;
|
|
let Inst{20-16} = ft;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
class COP2_BCCZ_FM<OPCODE5 Operation> : MipsR6Inst {
|
|
bits<5> ct;
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_COP2.Value;
|
|
let Inst{25-21} = Operation.Value;
|
|
let Inst{20-16} = ct;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
class PCREL16_FM<OPCODE5 Operation> : MipsR6Inst {
|
|
bits<5> rs;
|
|
bits<16> imm;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_PCREL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = Operation.Value;
|
|
let Inst{15-0} = imm;
|
|
}
|
|
|
|
class PCREL19_FM<OPCODE2 Operation> : MipsR6Inst {
|
|
bits<5> rs;
|
|
bits<19> imm;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_PCREL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-19} = Operation.Value;
|
|
let Inst{18-0} = imm;
|
|
}
|
|
|
|
class PCREL18_FM<OPCODE3 Operation> : MipsR6Inst {
|
|
bits<5> rs;
|
|
bits<18> imm;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_PCREL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-18} = Operation.Value;
|
|
let Inst{17-0} = imm;
|
|
}
|
|
|
|
class SPECIAL3_2R_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rd;
|
|
bits<5> rt;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL3.Value;
|
|
let Inst{25-21} = 0b00000;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-11} = rd;
|
|
let Inst{10-6} = 0b00000;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class SPECIAL3_MEM_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<21> addr;
|
|
bits<5> hint;
|
|
bits<5> base = addr{20-16};
|
|
bits<9> offset = addr{8-0};
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL3.Value;
|
|
let Inst{25-21} = base;
|
|
let Inst{20-16} = hint;
|
|
let Inst{15-7} = offset;
|
|
let Inst{6} = 0;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class SPECIAL_2R_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = 0b00000;
|
|
let Inst{15-11} = rd;
|
|
let Inst{10-6} = 0b00001;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class SPECIAL_3R_FM<bits<5> mulop, bits<6> funct> : MipsR6Inst {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-11} = rd;
|
|
let Inst{10-6} = mulop;
|
|
let Inst{5-0} = funct;
|
|
}
|
|
|
|
class SPECIAL_SDBBP_FM : MipsR6Inst {
|
|
bits<20> code_;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL.Value;
|
|
let Inst{25-6} = code_;
|
|
let Inst{5-0} = OPCODE6_SDBBP.Value;
|
|
}
|
|
|
|
// This class is ambiguous with other branches:
|
|
// BEQC/BNEC require that rs > rt
|
|
class CMP_BRANCH_2R_OFF16_FM<OPGROUP funct> : MipsR6Inst {
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = funct.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
// This class is ambiguous with other branches:
|
|
// BLEZC/BGEZC/BEQZALC/BNEZALC/BGTZALC require that rs == 0 && rt != 0
|
|
// The '1R_RT' in the name means 1 register in the rt field.
|
|
class CMP_BRANCH_1R_RT_OFF16_FM<OPGROUP funct> : MipsR6Inst {
|
|
bits<5> rt;
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = funct.Value;
|
|
let Inst{25-21} = 0b00000;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
// This class is ambiguous with other branches:
|
|
// BLTZC/BGTZC/BLTZALC/BGEZALC require that rs == rt && rt != 0
|
|
// The '1R_BOTH' in the name means 1 register in both the rs and rt fields.
|
|
class CMP_BRANCH_1R_BOTH_OFF16_FM<OPGROUP funct> : MipsR6Inst {
|
|
bits<5> rt;
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = funct.Value;
|
|
let Inst{25-21} = rt;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
class CMP_BRANCH_OFF21_FM<bits<6> funct> : MipsR6Inst {
|
|
bits<5> rs; // rs != 0
|
|
bits<21> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = funct;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-0} = offset;
|
|
}
|
|
|
|
class JMP_IDX_COMPACT_FM<bits<6> funct> : MipsR6Inst {
|
|
bits<5> rt;
|
|
bits<16> offset;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = funct;
|
|
let Inst{25-21} = 0b00000;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-0} = offset;
|
|
}
|
|
|
|
class BRANCH_OFF26_FM<bits<6> funct> : MipsR6Inst {
|
|
bits<32> Inst;
|
|
bits<26> offset;
|
|
|
|
let Inst{31-26} = funct;
|
|
let Inst{25-0} = offset;
|
|
}
|
|
|
|
class SPECIAL3_ALIGN_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
bits<2> bp;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL3.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-11} = rd;
|
|
let Inst{10-8} = 0b010;
|
|
let Inst{7-6} = bp;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class SPECIAL3_DALIGN_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
bits<3> bp;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL3.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-11} = rd;
|
|
let Inst{10-9} = 0b01;
|
|
let Inst{8-6} = bp;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class SPECIAL3_LL_SC_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rt;
|
|
bits<21> addr;
|
|
bits<5> base = addr{20-16};
|
|
bits<9> offset = addr{8-0};
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL3.Value;
|
|
let Inst{25-21} = base;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-7} = offset;
|
|
let Inst{5-0} = Operation.Value;
|
|
|
|
string DecoderMethod = "DecodeSpecial3LlSc";
|
|
}
|
|
|
|
class SPECIAL_LSA_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
bits<2> imm2;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-11} = rd;
|
|
let Inst{10-8} = 0b000;
|
|
let Inst{7-6} = imm2;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class REGIMM_FM<OPCODE5 Operation> : MipsR6Inst {
|
|
bits<5> rs;
|
|
bits<16> imm;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_REGIMM.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = Operation.Value;
|
|
let Inst{15-0} = imm;
|
|
}
|
|
|
|
class COP1_CMP_CONDN_FM<FIELD_CMP_FORMAT Format,
|
|
FIELD_CMP_COND Cond> : MipsR6Inst {
|
|
bits<5> fd;
|
|
bits<5> fs;
|
|
bits<5> ft;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_COP1.Value;
|
|
let Inst{25-21} = Format.Value;
|
|
let Inst{20-16} = ft;
|
|
let Inst{15-11} = fs;
|
|
let Inst{10-6} = fd;
|
|
let Inst{5} = 0;
|
|
let Inst{4-0} = Cond.Value;
|
|
}
|
|
|
|
class JR_HB_R6_FM<OPCODE6 Operation> : MipsR6Inst {
|
|
bits<5> rs;
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_SPECIAL.Value;
|
|
let Inst{25-21} = rs;
|
|
let Inst{20-16} = 0;
|
|
let Inst{15-11} = 0;
|
|
let Inst{10} = 1;
|
|
let Inst{9-6} = 0;
|
|
let Inst{5-0} = Operation.Value;
|
|
}
|
|
|
|
class COP2LDST_FM<OPCODE5 Operation> : MipsR6Inst {
|
|
bits<5> rt;
|
|
bits<21> addr;
|
|
bits<5> base = addr{20-16};
|
|
bits<11> offset = addr{10-0};
|
|
|
|
bits<32> Inst;
|
|
|
|
let Inst{31-26} = OPGROUP_COP2LDST.Value;
|
|
let Inst{25-21} = Operation.Value;
|
|
let Inst{20-16} = rt;
|
|
let Inst{15-11} = base;
|
|
let Inst{10-0} = offset;
|
|
}
|