mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 05:32:25 +00:00
c3606b6b2e
This CPU definition is redundant. The Cortex-A9 is defined as supporting multiprocessing extensions. Remove its definition and update appropriate tests. LLVM defines both a cortex-a9 CPU and a cortex-a9-mp CPU. The only difference between the two CPU definitions in ARM.td is that cortex-a9-mp contains the feature FeatureMP for multiprocessing extensions. This is redundant since the Cortex-A9 is defined as having multiprocessing extensions in the TRMs. armcc also defines the Cortex-A9 as having multiprocessing extensions by default. Change-Id: Ifcadaa6c322be0a33d9d2a39cfdd7da1d75981a7 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221166 91177308-0d34-0410-b5e6-96231b3b80d8
98 lines
2.3 KiB
LLVM
98 lines
2.3 KiB
LLVM
; RUN: llc -mtriple=thumb-eabi -mattr=-thumb2 %s -o - | FileCheck %s -check-prefix CHECK-T1
|
|
; RUN: llc -mtriple=thumb-eabi -mattr=+v7 %s -o - | FileCheck %s -check-prefix=THUMB2
|
|
; RUN: llc -mtriple=arm-eabi -mattr=+v7 %s -o - | FileCheck %s -check-prefix=ARM
|
|
; RUN: llc -mtriple=arm-eabi -mcpu=cortex-a9 %s -o - | FileCheck %s -check-prefix=ARM-MP
|
|
; rdar://8601536
|
|
|
|
; CHECK-T1-NOT: pld
|
|
|
|
define void @t1(i8* %ptr) nounwind {
|
|
entry:
|
|
; ARM-LABEL: t1:
|
|
; ARM-NOT: pldw [r0]
|
|
; ARM: pld [r0]
|
|
|
|
; ARM-MP-LABEL: t1:
|
|
; ARM-MP: pldw [r0]
|
|
; ARM-MP: pld [r0]
|
|
|
|
; THUMB2-LABEL: t1:
|
|
; THUMB2-NOT: pldw [r0]
|
|
; THUMB2: pld [r0]
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 1, i32 3, i32 1 )
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 0, i32 3, i32 1 )
|
|
ret void
|
|
}
|
|
|
|
define void @t2(i8* %ptr) nounwind {
|
|
entry:
|
|
; ARM-LABEL: t2:
|
|
; ARM: pld [r0, #1023]
|
|
|
|
; THUMB2-LABEL: t2:
|
|
; THUMB2: pld [r0, #1023]
|
|
%tmp = getelementptr i8* %ptr, i32 1023
|
|
tail call void @llvm.prefetch( i8* %tmp, i32 0, i32 3, i32 1 )
|
|
ret void
|
|
}
|
|
|
|
define void @t3(i32 %base, i32 %offset) nounwind {
|
|
entry:
|
|
; ARM-LABEL: t3:
|
|
; ARM: pld [r0, r1, lsr #2]
|
|
|
|
; THUMB2-LABEL: t3:
|
|
; THUMB2: lsrs r1, r1, #2
|
|
; THUMB2: pld [r0, r1]
|
|
%tmp1 = lshr i32 %offset, 2
|
|
%tmp2 = add i32 %base, %tmp1
|
|
%tmp3 = inttoptr i32 %tmp2 to i8*
|
|
tail call void @llvm.prefetch( i8* %tmp3, i32 0, i32 3, i32 1 )
|
|
ret void
|
|
}
|
|
|
|
define void @t4(i32 %base, i32 %offset) nounwind {
|
|
entry:
|
|
; ARM-LABEL: t4:
|
|
; ARM: pld [r0, r1, lsl #2]
|
|
|
|
; THUMB2-LABEL: t4:
|
|
; THUMB2: pld [r0, r1, lsl #2]
|
|
%tmp1 = shl i32 %offset, 2
|
|
%tmp2 = add i32 %base, %tmp1
|
|
%tmp3 = inttoptr i32 %tmp2 to i8*
|
|
tail call void @llvm.prefetch( i8* %tmp3, i32 0, i32 3, i32 1 )
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.prefetch(i8*, i32, i32, i32) nounwind
|
|
|
|
define void @t5(i8* %ptr) nounwind {
|
|
entry:
|
|
; ARM-LABEL: t5:
|
|
; ARM: pli [r0]
|
|
|
|
; THUMB2-LABEL: t5:
|
|
; THUMB2: pli [r0]
|
|
tail call void @llvm.prefetch( i8* %ptr, i32 0, i32 3, i32 0 )
|
|
ret void
|
|
}
|
|
|
|
define void @t6() {
|
|
entry:
|
|
;ARM-LABEL: t6:
|
|
;ARM: pld [sp]
|
|
;ARM: pld [sp, #50]
|
|
|
|
;THUMB2-LABEL: t6:
|
|
;THUMB2: pld [sp]
|
|
;THUMB2: pld [sp, #50]
|
|
|
|
%red = alloca [100 x i8], align 1
|
|
%0 = getelementptr inbounds [100 x i8]* %red, i32 0, i32 0
|
|
%1 = getelementptr inbounds [100 x i8]* %red, i32 0, i32 50
|
|
call void @llvm.prefetch(i8* %0, i32 0, i32 3, i32 1)
|
|
call void @llvm.prefetch(i8* %1, i32 0, i32 3, i32 1)
|
|
ret void
|
|
}
|