llvm-6502/test/MC
Tim Northover e072ed71c8 ARM64: separate load/store operands to simplify assembler
This changes ARM64 to use separate operands for each component of an
address, and look for separate '[', '$Rn, ..., ']' tokens when
parsing.

This allows us to do away with quite a bit of special C++ code to
handle monolithic "addressing modes" in the MC components. The more
incremental matching of the assembler operands also allows for better
diagnostics when LLVM is presented with invalid input.

Most of the complexity here is with the register-offset instructions,
which were extremely dodgy beforehand: even when the instruction used
wM, LLVM's model had xM as an operand. We papered over this
discrepancy before, but that approach doesn't work now so I split them
into separate X and W variants.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209425 91177308-0d34-0410-b5e6-96231b3b80d8
2014-05-22 11:56:09 +00:00
..
AArch64 ARM64: separate load/store operands to simplify assembler 2014-05-22 11:56:09 +00:00
ARM MC: correct IMAGE_REL_ARM_MOV32T relocation emission 2014-05-21 23:17:56 +00:00
ARM64 ARM64: separate load/store operands to simplify assembler 2014-05-22 11:56:09 +00:00
AsmParser MC: loosen an overzealous assertion 2014-05-21 17:53:18 +00:00
COFF MC: formalise some assertions into proper errors 2014-05-22 02:18:10 +00:00
Disassembler [mips][mips64r6] Add b[on]vc 2014-05-22 11:23:21 +00:00
ELF Move MCOptions that aren't shared between programs into their specific 2014-05-21 21:05:09 +00:00
MachO This command line option is only used in one place. Move it there and 2014-05-21 00:20:01 +00:00
Markup
Mips [mips][mips64r6] addi is not available on MIPS32r6/MIPS64r6 2014-05-22 11:42:31 +00:00
PowerPC
Sparc TableGen: fix operand counting for aliases 2014-05-16 09:42:04 +00:00
SystemZ
X86