mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-06 09:54:49 +00:00
3ce2b09797
(511*16) bytes register displacement (D-form). NOTE: This is a potential headache, given the SPU's local core limitations, allowing the software developer to commit stack overrun suicide unknowingly. Also, large SPU stack frames will cause code size explosion. But, one presumes that the software developer knows what they're doing... Contributed by Kalle.Raiskila@nokia.com, edited slightly before commit. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@97091 91177308-0d34-0410-b5e6-96231b3b80d8
123 lines
4.5 KiB
C++
123 lines
4.5 KiB
C++
//===- SPURegisterInfo.h - Cell SPU Register Information Impl ----*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Cell SPU implementation of the TargetRegisterInfo
|
|
// class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef SPU_REGISTERINFO_H
|
|
#define SPU_REGISTERINFO_H
|
|
|
|
#include "SPU.h"
|
|
#include "SPUGenRegisterInfo.h.inc"
|
|
|
|
namespace llvm {
|
|
class SPUSubtarget;
|
|
class TargetInstrInfo;
|
|
class Type;
|
|
|
|
class SPURegisterInfo : public SPUGenRegisterInfo {
|
|
private:
|
|
const SPUSubtarget &Subtarget;
|
|
const TargetInstrInfo &TII;
|
|
|
|
//! Predicate: Does the machine function use the link register?
|
|
bool usesLR(MachineFunction &MF) const;
|
|
|
|
public:
|
|
SPURegisterInfo(const SPUSubtarget &subtarget, const TargetInstrInfo &tii);
|
|
|
|
//! Translate a register's enum value to a register number
|
|
/*!
|
|
This method translates a register's enum value to it's regiser number,
|
|
e.g. SPU::R14 -> 14.
|
|
*/
|
|
static unsigned getRegisterNumbering(unsigned RegEnum);
|
|
|
|
/// getPointerRegClass - Return the register class to use to hold pointers.
|
|
/// This is used for addressing modes.
|
|
virtual const TargetRegisterClass *
|
|
getPointerRegClass(unsigned Kind = 0) const;
|
|
|
|
//! Return the array of callee-saved registers
|
|
virtual const unsigned* getCalleeSavedRegs(const MachineFunction *MF) const;
|
|
|
|
//! Return the register class array of the callee-saved registers
|
|
virtual const TargetRegisterClass* const *
|
|
getCalleeSavedRegClasses(const MachineFunction *MF) const;
|
|
|
|
//! Allow for scavenging, so we can get scratch registers when needed.
|
|
virtual bool requiresRegisterScavenging(const MachineFunction &MF) const
|
|
{ return true; }
|
|
|
|
//! Return the reserved registers
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
//! Prediate: Target has dedicated frame pointer
|
|
bool hasFP(const MachineFunction &MF) const;
|
|
//! Eliminate the call frame setup pseudo-instructions
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
//! Convert frame indicies into machine operands
|
|
unsigned eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj,
|
|
int *Value = NULL,
|
|
RegScavenger *RS = NULL) const;
|
|
//! Determine the frame's layour
|
|
void determineFrameLayout(MachineFunction &MF) const;
|
|
|
|
void processFunctionBeforeCalleeSavedScan(MachineFunction &MF,
|
|
RegScavenger *RS = NULL) const;
|
|
//! Emit the function prologue
|
|
void emitPrologue(MachineFunction &MF) const;
|
|
//! Emit the function epilogue
|
|
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
//! Get return address register (LR, aka R0)
|
|
unsigned getRARegister() const;
|
|
//! Get the stack frame register (SP, aka R1)
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
|
//! Perform target-specific stack frame setup.
|
|
void getInitialFrameState(std::vector<MachineMove> &Moves) const;
|
|
|
|
//------------------------------------------------------------------------
|
|
// New methods added:
|
|
//------------------------------------------------------------------------
|
|
|
|
//! Return the array of argument passing registers
|
|
/*!
|
|
\note The size of this array is returned by getArgRegsSize().
|
|
*/
|
|
static const unsigned *getArgRegs();
|
|
|
|
//! Return the size of the argument passing register array
|
|
static unsigned getNumArgRegs();
|
|
|
|
//! Get DWARF debugging register number
|
|
int getDwarfRegNum(unsigned RegNum, bool isEH) const;
|
|
|
|
//! Convert D-form load/store to X-form load/store
|
|
/*!
|
|
Converts a regiser displacement load/store into a register-indexed
|
|
load/store for large stack frames, when the stack frame exceeds the
|
|
range of a s10 displacement.
|
|
*/
|
|
int convertDFormToXForm(int dFormOpcode) const;
|
|
|
|
//! Acquire an unused register in an emergency.
|
|
unsigned findScratchRegister(MachineBasicBlock::iterator II,
|
|
RegScavenger *RS,
|
|
const TargetRegisterClass *RC,
|
|
int SPAdj) const;
|
|
|
|
};
|
|
} // end namespace llvm
|
|
|
|
#endif
|