mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-30 03:29:23 +00:00
922d314e8f
Adds an instruction itinerary to all x86 instructions, giving each a default latency of 1, using the InstrItinClass IIC_DEFAULT. Sets specific latencies for Atom for the instructions in files X86InstrCMovSetCC.td, X86InstrArithmetic.td, X86InstrControl.td, and X86InstrShiftRotate.td. The Atom latencies for the remainder of the x86 instructions will be set in subsequent patches. Adds a test to verify that the scheduler is working. Also changes the scheduling preference to "Hybrid" for i386 Atom, while leaving x86_64 as ILP. Patch by Preston Gurd! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149558 91177308-0d34-0410-b5e6-96231b3b80d8
54 lines
1.9 KiB
LLVM
54 lines
1.9 KiB
LLVM
; RUN: llc < %s -mcpu=generic -march=x86 -mattr=+sse42 -post-RA-scheduler=true | FileCheck %s
|
|
; CHECK: incl
|
|
; CHECK: incl
|
|
; CHECK: incl
|
|
; CHECK: addl
|
|
|
|
; Widen a v3i16 to v8i16 to do a vector add
|
|
|
|
@.str = internal constant [4 x i8] c"%d \00" ; <[4 x i8]*> [#uses=1]
|
|
@.str1 = internal constant [2 x i8] c"\0A\00" ; <[2 x i8]*> [#uses=1]
|
|
|
|
define void @update(<3 x i16>* %dst, <3 x i16>* %src, i32 %n) nounwind {
|
|
entry:
|
|
%dst.addr = alloca <3 x i16>* ; <<3 x i16>**> [#uses=2]
|
|
%src.addr = alloca <3 x i16>* ; <<3 x i16>**> [#uses=2]
|
|
%n.addr = alloca i32 ; <i32*> [#uses=2]
|
|
%v = alloca <3 x i16>, align 8 ; <<3 x i16>*> [#uses=1]
|
|
%i = alloca i32, align 4 ; <i32*> [#uses=6]
|
|
store <3 x i16>* %dst, <3 x i16>** %dst.addr
|
|
store <3 x i16>* %src, <3 x i16>** %src.addr
|
|
store i32 %n, i32* %n.addr
|
|
store <3 x i16> < i16 1, i16 1, i16 1 >, <3 x i16>* %v
|
|
store i32 0, i32* %i
|
|
br label %forcond
|
|
|
|
forcond: ; preds = %forinc, %entry
|
|
%tmp = load i32* %i ; <i32> [#uses=1]
|
|
%tmp1 = load i32* %n.addr ; <i32> [#uses=1]
|
|
%cmp = icmp slt i32 %tmp, %tmp1 ; <i1> [#uses=1]
|
|
br i1 %cmp, label %forbody, label %afterfor
|
|
|
|
forbody: ; preds = %forcond
|
|
%tmp2 = load i32* %i ; <i32> [#uses=1]
|
|
%tmp3 = load <3 x i16>** %dst.addr ; <<3 x i16>*> [#uses=1]
|
|
%arrayidx = getelementptr <3 x i16>* %tmp3, i32 %tmp2 ; <<3 x i16>*> [#uses=1]
|
|
%tmp4 = load i32* %i ; <i32> [#uses=1]
|
|
%tmp5 = load <3 x i16>** %src.addr ; <<3 x i16>*> [#uses=1]
|
|
%arrayidx6 = getelementptr <3 x i16>* %tmp5, i32 %tmp4 ; <<3 x i16>*> [#uses=1]
|
|
%tmp7 = load <3 x i16>* %arrayidx6 ; <<3 x i16>> [#uses=1]
|
|
%add = add <3 x i16> %tmp7, < i16 1, i16 1, i16 1 > ; <<3 x i16>> [#uses=1]
|
|
store <3 x i16> %add, <3 x i16>* %arrayidx
|
|
br label %forinc
|
|
|
|
forinc: ; preds = %forbody
|
|
%tmp8 = load i32* %i ; <i32> [#uses=1]
|
|
%inc = add i32 %tmp8, 1 ; <i32> [#uses=1]
|
|
store i32 %inc, i32* %i
|
|
br label %forcond
|
|
|
|
afterfor: ; preds = %forcond
|
|
ret void
|
|
}
|
|
|