mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 04:29:21 +00:00
XMM registers. There are many known deficiencies and fixmes, which will be addressed ASAP. The major benefit of this work is that it will allow the LLVM register allocator to allocate FP registers across basic blocks. The x86 backend will still default to x87 style FP. To enable this work, you must pass -enable-sse-scalar-fp and either -sse2 or -sse3 to llc. An example before and after would be for: double foo(double *P) { double Sum = 0; int i; for (i = 0; i < 1000; ++i) Sum += P[i]; return Sum; } The inner loop looks like the following: x87: .LBB_foo_1: # no_exit fldl (%esp) faddl (%eax,%ecx,8) fstpl (%esp) incl %ecx cmpl $1000, %ecx #FP_REG_KILL jne .LBB_foo_1 # no_exit SSE2: addsd (%eax,%ecx,8), %xmm0 incl %ecx cmpl $1000, %ecx #FP_REG_KILL jne .LBB_foo_1 # no_exit git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22340 91177308-0d34-0410-b5e6-96231b3b80d8
95 lines
3.5 KiB
C++
95 lines
3.5 KiB
C++
//===-- TargetMachine.cpp - General Target Information ---------------------==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the general parts of a Target machine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Type.h"
|
|
#include "llvm/CodeGen/IntrinsicLowering.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
using namespace llvm;
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Command-line options that tend to be useful on more than one back-end.
|
|
//
|
|
|
|
namespace llvm {
|
|
bool PrintMachineCode;
|
|
bool NoFramePointerElim;
|
|
bool NoExcessFPPrecision;
|
|
int PatternISelTriState;
|
|
bool UnsafeFPMath;
|
|
bool PICEnabled;
|
|
};
|
|
namespace {
|
|
cl::opt<bool, true> PrintCode("print-machineinstrs",
|
|
cl::desc("Print generated machine code"),
|
|
cl::location(PrintMachineCode), cl::init(false));
|
|
|
|
cl::opt<bool, true>
|
|
DisableFPElim("disable-fp-elim",
|
|
cl::desc("Disable frame pointer elimination optimization"),
|
|
cl::location(NoFramePointerElim),
|
|
cl::init(false));
|
|
cl::opt<bool, true>
|
|
DisableExcessPrecision("disable-excess-fp-precision",
|
|
cl::desc("Disable optimizations that may increase FP precision"),
|
|
cl::location(NoExcessFPPrecision),
|
|
cl::init(false));
|
|
cl::opt<int, true> PatternISel("enable-pattern-isel",
|
|
cl::desc("Turn the pattern ISel off(0), on(1), default(2)"),
|
|
cl::location(PatternISelTriState),
|
|
cl::init(2));
|
|
cl::opt<bool, true>
|
|
EnableUnsafeFPMath("enable-unsafe-fp-math",
|
|
cl::desc("Enable optimizations that may decrease FP precision"),
|
|
cl::location(UnsafeFPMath),
|
|
cl::init(false));
|
|
cl::opt<bool, true>
|
|
EnablePIC("enable-pic",
|
|
cl::desc("Enable generation of position independant code"),
|
|
cl::location(PICEnabled),
|
|
cl::init(false));
|
|
};
|
|
|
|
//---------------------------------------------------------------------------
|
|
// TargetMachine Class
|
|
//
|
|
TargetMachine::TargetMachine(const std::string &name, IntrinsicLowering *il,
|
|
bool LittleEndian,
|
|
unsigned char PtrSize, unsigned char PtrAl,
|
|
unsigned char DoubleAl, unsigned char FloatAl,
|
|
unsigned char LongAl, unsigned char IntAl,
|
|
unsigned char ShortAl, unsigned char ByteAl,
|
|
unsigned char BoolAl)
|
|
: Name(name), DataLayout(name, LittleEndian,
|
|
PtrSize, PtrAl, DoubleAl, FloatAl, LongAl,
|
|
IntAl, ShortAl, ByteAl, BoolAl) {
|
|
IL = il ? il : new DefaultIntrinsicLowering();
|
|
}
|
|
|
|
TargetMachine::TargetMachine(const std::string &name, IntrinsicLowering *il,
|
|
const TargetData &TD)
|
|
: Name(name), DataLayout(TD) {
|
|
IL = il ? il : new DefaultIntrinsicLowering();
|
|
}
|
|
|
|
TargetMachine::TargetMachine(const std::string &name, IntrinsicLowering *il,
|
|
const Module &M)
|
|
: Name(name), DataLayout(name, &M) {
|
|
IL = il ? il : new DefaultIntrinsicLowering();
|
|
}
|
|
|
|
TargetMachine::~TargetMachine() {
|
|
delete IL;
|
|
}
|
|
|