Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-24 18:38:50 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/CodeGen/SelectionDAG
History
Chris Lattner 41e53fd39b disallow preinc of a frameindex. This is not profitable and causes 2-addr
pass to explode.  This fixes a bunch of llc-beta failures on ppc last night.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31661 91177308-0d34-0410-b5e6-96231b3b80d8
2006-11-11 01:00:15 +00:00
..
DAGCombiner.cpp
disallow preinc of a frameindex. This is not profitable and causes 2-addr
2006-11-11 01:00:15 +00:00
LegalizeDAG.cpp
Fix PR988 and CodeGen/Generic/2006-11-06-MemIntrinsicExpand.ll.
2006-11-07 04:11:44 +00:00
Makefile
For PR780:
2006-07-26 16:18:00 +00:00
ScheduleDAG.cpp
Add implicit def / use operands to MachineInstr.
2006-11-10 08:43:01 +00:00
ScheduleDAGList.cpp
Changes to use operand constraints to process two-address instructions.
2006-11-04 09:44:31 +00:00
ScheduleDAGRRList.cpp
Remove dead code; added a missing null ptr check.
2006-11-06 21:33:46 +00:00
ScheduleDAGSimple.cpp
For PR786:
2006-11-02 20:25:50 +00:00
SelectionDAG.cpp
Rename ISD::MemOpAddrMode to ISD::MemIndexedMode
2006-11-09 17:55:04 +00:00
SelectionDAGISel.cpp
commentate
2006-11-10 04:41:34 +00:00
SelectionDAGPrinter.cpp
Rename ISD::MemOpAddrMode to ISD::MemIndexedMode
2006-11-09 18:44:21 +00:00
TargetLowering.cpp
Add a mechanism to specify whether a target supports a particular indexed load / store.
2006-11-09 18:56:43 +00:00
Powered by Gitea Version: 1.23.8 Page: 486ms Template: 10ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API