6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-29 13:32:33 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/XCore
History
Craig Topper 420761a0f1 Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change since they are equivalent. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155188 91177308-0d34-0410-b5e6-96231b3b80d8
2012-04-20 07:30:17 +00:00
..
MCTargetDesc
Prune some includes
2012-03-27 07:54:11 +00:00
TargetInfo
…
CMakeLists.txt
…
LLVMBuild.txt
…
Makefile
…
README.txt
…
XCore.h
…
XCore.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreAsmPrinter.cpp
…
XCoreCallingConv.td
…
XCoreFrameLowering.cpp
Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change since they are equivalent.
2012-04-20 07:30:17 +00:00
XCoreFrameLowering.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreInstrFormats.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreInstrInfo.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreInstrInfo.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreInstrInfo.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreISelDAGToDAG.cpp
…
XCoreISelLowering.cpp
Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change since they are equivalent.
2012-04-20 07:30:17 +00:00
XCoreISelLowering.h
Always compute all the bits in ComputeMaskedBits.
2012-04-04 12:51:34 +00:00
XCoreMachineFunctionInfo.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreMachineFunctionInfo.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreRegisterInfo.cpp
Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change since they are equivalent.
2012-04-20 07:30:17 +00:00
XCoreRegisterInfo.h
Remove unused functions getArgRegs and getNumArgRegs.
2012-03-11 06:46:40 +00:00
XCoreRegisterInfo.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreSelectionDAGInfo.cpp
…
XCoreSelectionDAGInfo.h
…
XCoreSubtarget.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreSubtarget.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreTargetMachine.cpp
…
XCoreTargetMachine.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreTargetObjectFile.cpp
…
XCoreTargetObjectFile.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00

README.txt 

To-do
-----

* Instruction encodings
* Tailcalls
* Investigate loop alignment
* Add builtins