mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
dd38992ae8
With this change, all supported tests in test/ExecutionEngine pass in sparcv9. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199977 91177308-0d34-0410-b5e6-96231b3b80d8
57 lines
1.4 KiB
C++
57 lines
1.4 KiB
C++
//===-- SparcRelocations.h - Sparc Code Relocations -------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the Sparc target-specific relocation types
|
|
// (for relocation-model=static).
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef SPARC_RELOCATIONS_H
|
|
#define SPARC_RELOCATIONS_H
|
|
|
|
#include "llvm/CodeGen/MachineRelocation.h"
|
|
|
|
namespace llvm {
|
|
namespace SP {
|
|
enum RelocationType {
|
|
// reloc_sparc_hi - upper 22 bits
|
|
reloc_sparc_hi = 1,
|
|
|
|
// reloc_sparc_lo - lower 10 bits
|
|
reloc_sparc_lo = 2,
|
|
|
|
// reloc_sparc_pc30 - pc rel. 30 bits for call
|
|
reloc_sparc_pc30 = 3,
|
|
|
|
// reloc_sparc_pc22 - pc rel. 22 bits for branch
|
|
reloc_sparc_pc22 = 4,
|
|
|
|
// reloc_sparc_pc22 - pc rel. 19 bits for branch with icc/xcc
|
|
reloc_sparc_pc19 = 5,
|
|
|
|
// reloc_sparc_h44 - 43-22 bits
|
|
reloc_sparc_h44 = 6,
|
|
|
|
// reloc_sparc_m44 - 21-12 bits
|
|
reloc_sparc_m44 = 7,
|
|
|
|
// reloc_sparc_l44 - lower 12 bits
|
|
reloc_sparc_l44 = 8,
|
|
|
|
// reloc_sparc_hh - 63-42 bits
|
|
reloc_sparc_hh = 9,
|
|
|
|
// reloc_sparc_hm - 41-32 bits
|
|
reloc_sparc_hm = 10
|
|
};
|
|
}
|
|
}
|
|
|
|
#endif
|