Rafael Espindola 6319c0c520 [pr19636] Fix known bit computation in urem instruction with power of two. ...

Patch by Andrey Kuharev.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209902 91177308-0d34-0410-b5e6-96231b3b80d8

2014-05-30 15:00:45 +00:00

..

CMakeLists.txt

…

DAGCombiner.cpp

[x86] Fold extract_vector_elt of a load into the Load's address computation.

2014-05-29 01:42:45 +00:00

FastISel.cpp

…

FunctionLoweringInfo.cpp

…

InstrEmitter.cpp

…

InstrEmitter.h

…

LegalizeDAG.cpp

Fix wrong setcc result type when legalizing uaddo/usubo

2014-05-28 20:51:42 +00:00

LegalizeFloatTypes.cpp

…

LegalizeIntegerTypes.cpp

Legalizer: Make bswap promotion safe for vectors.

2014-05-20 09:42:31 +00:00

LegalizeTypes.cpp

Target: remove old constructors for CallLoweringInfo

2014-05-17 21:50:17 +00:00

LegalizeTypes.h

…

LegalizeTypesGeneric.cpp

…

LegalizeVectorOps.cpp

SDAG: Legalize vector BSWAP into a shuffle if the shuffle is legal but the bswap not.

2014-05-19 13:12:38 +00:00

LegalizeVectorTypes.cpp

…

LLVMBuild.txt

…

Makefile

…

ResourcePriorityQueue.cpp

…

ScheduleDAGFast.cpp

…

ScheduleDAGRRList.cpp

…

ScheduleDAGSDNodes.cpp

…

ScheduleDAGSDNodes.h

…

ScheduleDAGVLIW.cpp

…

SDNodeDbgValue.h

…

SelectionDAG.cpp

[pr19636] Fix known bit computation in urem instruction with power of two.

2014-05-30 15:00:45 +00:00

SelectionDAGBuilder.cpp

SelectionDAG: skip barriers for unordered atomic operations

2014-05-30 14:41:51 +00:00

SelectionDAGBuilder.h

…

SelectionDAGDumper.cpp

Implememting named register intrinsics

2014-05-06 16:51:25 +00:00

SelectionDAGISel.cpp

Rename ComputeMaskedBits to computeKnownBits. "Masked" has been

2014-05-14 21:14:37 +00:00

SelectionDAGPrinter.cpp

…

TargetLowering.cpp

Fix an assertion failure caused by v1i64 in DAGCombiner Shrink.

2014-05-29 09:19:07 +00:00

TargetSelectionDAGInfo.cpp

…