mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-02 07:11:49 +00:00
343f0c0467
is currently off by default, and can be enabled with -disable-post-RA-scheduler=false. This doesn't have a significant impact on most code yet because it doesn't yet do anything to address anti-dependencies and it doesn't attempt to disambiguate memory references. Also, several popular targets don't have pipeline descriptions yet. The majority of the changes here are splitting the SelectionDAG-specific code out of ScheduleDAG, so that ScheduleDAG can be moved to libLLVMCodeGen.a. The interface between ScheduleDAG-using code and the rest of the scheduling code is somewhat rough and will evolve. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@59676 91177308-0d34-0410-b5e6-96231b3b80d8
70 lines
1.9 KiB
C++
70 lines
1.9 KiB
C++
//==- llvm/CodeGen/ScheduleDAGInstrs.h - MachineInstr Scheduling -*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the ScheduleDAGInstrs class, which implements
|
|
// scheduling for a MachineInstr-based dependency graph.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_CODEGEN_SCHEDULEDAGINSTRS_H
|
|
#define LLVM_CODEGEN_SCHEDULEDAGINSTRS_H
|
|
|
|
#include "llvm/CodeGen/ScheduleDAG.h"
|
|
|
|
namespace llvm {
|
|
struct SUnit;
|
|
class MachineConstantPool;
|
|
class MachineFunction;
|
|
class MachineModuleInfo;
|
|
class MachineRegisterInfo;
|
|
class MachineInstr;
|
|
class TargetRegisterInfo;
|
|
class ScheduleDAG;
|
|
class SelectionDAG;
|
|
class SelectionDAGISel;
|
|
class TargetInstrInfo;
|
|
class TargetInstrDesc;
|
|
class TargetLowering;
|
|
class TargetMachine;
|
|
class TargetRegisterClass;
|
|
|
|
class ScheduleDAGInstrs : public ScheduleDAG {
|
|
public:
|
|
ScheduleDAGInstrs(MachineBasicBlock *bb,
|
|
const TargetMachine &tm);
|
|
|
|
virtual ~ScheduleDAGInstrs() {}
|
|
|
|
/// NewSUnit - Creates a new SUnit and return a ptr to it.
|
|
///
|
|
SUnit *NewSUnit(MachineInstr *MI) {
|
|
SUnits.push_back(SUnit(MI, (unsigned)SUnits.size()));
|
|
SUnits.back().OrigNode = &SUnits.back();
|
|
return &SUnits.back();
|
|
}
|
|
|
|
/// BuildSchedUnits - Build SUnits from the MachineBasicBlock that we are
|
|
/// input.
|
|
virtual void BuildSchedUnits();
|
|
|
|
virtual MachineBasicBlock *EmitSchedule();
|
|
|
|
/// Schedule - Order nodes according to selected style, filling
|
|
/// in the Sequence member.
|
|
///
|
|
virtual void Schedule() = 0;
|
|
|
|
virtual void dumpNode(const SUnit *SU) const;
|
|
|
|
virtual std::string getGraphNodeLabel(const SUnit *SU) const;
|
|
};
|
|
}
|
|
|
|
#endif
|