mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-25 00:29:20 +00:00
missed in the first pass because the script didn't yet handle include guards. Note that the script is now able to handle all of these headers without manual edits. =] git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169224 91177308-0d34-0410-b5e6-96231b3b80d8
100 lines
3.4 KiB
C++
100 lines
3.4 KiB
C++
//==- HexagonRegisterInfo.h - Hexagon Register Information Impl --*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Hexagon implementation of the TargetRegisterInfo
|
|
// class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef HexagonREGISTERINFO_H
|
|
#define HexagonREGISTERINFO_H
|
|
|
|
#include "llvm/MC/MachineLocation.h"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "HexagonGenRegisterInfo.inc"
|
|
|
|
//
|
|
// We try not to hard code the reserved registers in our code,
|
|
// so the following two macros were defined. However, there
|
|
// are still a few places that R11 and R10 are hard wired.
|
|
// See below. If, in the future, we decided to change the reserved
|
|
// register. Don't forget changing the following places.
|
|
//
|
|
// 1. the "Defs" set of STriw_pred in HexagonInstrInfo.td
|
|
// 2. the "Defs" set of LDri_pred in HexagonInstrInfo.td
|
|
// 3. the definition of "IntRegs" in HexagonRegisterInfo.td
|
|
// 4. the definition of "DoubleRegs" in HexagonRegisterInfo.td
|
|
//
|
|
#define HEXAGON_RESERVED_REG_1 Hexagon::R10
|
|
#define HEXAGON_RESERVED_REG_2 Hexagon::R11
|
|
|
|
namespace llvm {
|
|
|
|
class HexagonSubtarget;
|
|
class HexagonInstrInfo;
|
|
class Type;
|
|
|
|
struct HexagonRegisterInfo : public HexagonGenRegisterInfo {
|
|
HexagonSubtarget &Subtarget;
|
|
const HexagonInstrInfo &TII;
|
|
|
|
HexagonRegisterInfo(HexagonSubtarget &st, const HexagonInstrInfo &tii);
|
|
|
|
/// Code Generation virtual methods...
|
|
const uint16_t *getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
|
|
|
const TargetRegisterClass* const* getCalleeSavedRegClasses(
|
|
const MachineFunction *MF = 0) const;
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
int SPAdj, RegScavenger *RS = NULL) const;
|
|
|
|
/// determineFrameLayout - Determine the size of the frame and maximum call
|
|
/// frame size.
|
|
void determineFrameLayout(MachineFunction &MF) const;
|
|
|
|
/// requiresRegisterScavenging - returns true since we may need scavenging for
|
|
/// a temporary register when generating hardware loop instructions.
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const {
|
|
return true;
|
|
}
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const {
|
|
return true;
|
|
}
|
|
|
|
// Debug information queries.
|
|
unsigned getRARegister() const;
|
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
|
unsigned getFrameRegister() const;
|
|
void getInitialFrameState(std::vector<MachineMove> &Moves) const;
|
|
unsigned getStackRegister() const;
|
|
|
|
// Exception handling queries.
|
|
unsigned getEHExceptionRegister() const;
|
|
unsigned getEHHandlerRegister() const;
|
|
const RegClassWeight &getRegClassWeight(const TargetRegisterClass *RC) const;
|
|
unsigned getNumRegPressureSets() const;
|
|
const char *getRegPressureSetName(unsigned Idx) const;
|
|
unsigned getRegPressureSetLimit(unsigned Idx) const;
|
|
const int* getRegClassPressureSets(const TargetRegisterClass *RC) const;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|