mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-06 05:06:45 +00:00
958b670c34
Newer POWER cores, and the A2, support the cmpb instruction. This instruction compares its operands, treating each of the 8 bytes in the GPRs separately, returning a 'mask' result of 0 (for false) or -1 (for true) in each byte. Code generation support is added, in the form of a PPCISelDAGToDAG DAG-preprocessing routine, that recognizes patterns close to what the instruction computes (either exactly, or related by a constant masking operation), and generates the cmpb instruction (along with any necessary constant masking operation). This can be expanded if use cases arise. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225106 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
---|---|---|
.. | ||
deprecated-p7.s | ||
lcomm.s | ||
lit.local.cfg | ||
ppc32-ba.s | ||
ppc64-abiversion.s | ||
ppc64-encoding-4xx.s | ||
ppc64-encoding-6xx.s | ||
ppc64-encoding-bookII.s | ||
ppc64-encoding-bookIII.s | ||
ppc64-encoding-e500.s | ||
ppc64-encoding-ext.s | ||
ppc64-encoding-fp.s | ||
ppc64-encoding-spe.s | ||
ppc64-encoding-vmx.s | ||
ppc64-encoding.s | ||
ppc64-errors.s | ||
ppc64-fixup-apply.s | ||
ppc64-fixup-explicit.s | ||
ppc64-fixups.s | ||
ppc64-initial-cfa.s | ||
ppc64-localentry-error1.s | ||
ppc64-localentry-error2.s | ||
ppc64-localentry.s | ||
ppc64-operands.s | ||
ppc64-regs.s | ||
ppc64-relocs-01.s | ||
ppc64-tls-relocs-01.s | ||
ppc-llong.s | ||
ppc-machine.s | ||
ppc-nop.s | ||
ppc-reloc.s | ||
ppc-word.s | ||
tls-gd-obj.s | ||
tls-ie-obj.s | ||
tls-ld-obj.s | ||
vsx.s |