mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-30 21:29:28 +00:00
Passes prior to instructon selection are now split into separate configurable stages. Header dependencies are simplified. The bulk of this diff is simply removal of the silly DisableVerify flags. Sorry for the target header churn. Attempting to stabilize them. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149754 91177308-0d34-0410-b5e6-96231b3b80d8
88 lines
2.9 KiB
C++
88 lines
2.9 KiB
C++
//===-- SparcTargetMachine.h - Define TargetMachine for Sparc ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the Sparc specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef SPARCTARGETMACHINE_H
|
|
#define SPARCTARGETMACHINE_H
|
|
|
|
#include "SparcInstrInfo.h"
|
|
#include "SparcISelLowering.h"
|
|
#include "SparcFrameLowering.h"
|
|
#include "SparcSelectionDAGInfo.h"
|
|
#include "SparcSubtarget.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/TargetData.h"
|
|
#include "llvm/Target/TargetFrameLowering.h"
|
|
|
|
namespace llvm {
|
|
|
|
class SparcTargetMachine : public LLVMTargetMachine {
|
|
SparcSubtarget Subtarget;
|
|
const TargetData DataLayout; // Calculates type size & alignment
|
|
SparcTargetLowering TLInfo;
|
|
SparcSelectionDAGInfo TSInfo;
|
|
SparcInstrInfo InstrInfo;
|
|
SparcFrameLowering FrameLowering;
|
|
public:
|
|
SparcTargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL, bool is64bit);
|
|
|
|
virtual const SparcInstrInfo *getInstrInfo() const { return &InstrInfo; }
|
|
virtual const TargetFrameLowering *getFrameLowering() const {
|
|
return &FrameLowering;
|
|
}
|
|
virtual const SparcSubtarget *getSubtargetImpl() const{ return &Subtarget; }
|
|
virtual const SparcRegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo();
|
|
}
|
|
virtual const SparcTargetLowering* getTargetLowering() const {
|
|
return &TLInfo;
|
|
}
|
|
virtual const SparcSelectionDAGInfo* getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
virtual const TargetData *getTargetData() const { return &DataLayout; }
|
|
|
|
// Pass Pipeline Configuration
|
|
virtual TargetPassConfig *createPassConfig(PassManagerBase &PM);
|
|
};
|
|
|
|
/// SparcV8TargetMachine - Sparc 32-bit target machine
|
|
///
|
|
class SparcV8TargetMachine : public SparcTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
SparcV8TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
/// SparcV9TargetMachine - Sparc 64-bit target machine
|
|
///
|
|
class SparcV9TargetMachine : public SparcTargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
SparcV9TargetMachine(const Target &T, StringRef TT,
|
|
StringRef CPU, StringRef FS,
|
|
const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|