mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-08 23:55:03 +00:00
integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72897 91177308-0d34-0410-b5e6-96231b3b80d8
35 lines
1.3 KiB
LLVM
35 lines
1.3 KiB
LLVM
; RUN: llvm-as < %s | llc -march=x86-64 | grep paddw | count 2
|
|
; RUN: llvm-as < %s | llc -march=x86-64 | not grep mov
|
|
|
|
; The 2-addr pass should ensure that identical code is produced for these functions
|
|
; no extra copy should be generated.
|
|
|
|
define <2 x i64> @test1(<2 x i64> %x, <2 x i64> %y) nounwind {
|
|
entry:
|
|
%tmp6 = bitcast <2 x i64> %y to <8 x i16> ; <<8 x i16>> [#uses=1]
|
|
%tmp8 = bitcast <2 x i64> %x to <8 x i16> ; <<8 x i16>> [#uses=1]
|
|
%tmp9 = add <8 x i16> %tmp8, %tmp6 ; <<8 x i16>> [#uses=1]
|
|
%tmp10 = bitcast <8 x i16> %tmp9 to <2 x i64> ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %tmp10
|
|
}
|
|
|
|
define <2 x i64> @test2(<2 x i64> %x, <2 x i64> %y) nounwind {
|
|
entry:
|
|
%tmp6 = bitcast <2 x i64> %x to <8 x i16> ; <<8 x i16>> [#uses=1]
|
|
%tmp8 = bitcast <2 x i64> %y to <8 x i16> ; <<8 x i16>> [#uses=1]
|
|
%tmp9 = add <8 x i16> %tmp8, %tmp6 ; <<8 x i16>> [#uses=1]
|
|
%tmp10 = bitcast <8 x i16> %tmp9 to <2 x i64> ; <<2 x i64>> [#uses=1]
|
|
ret <2 x i64> %tmp10
|
|
}
|
|
|
|
|
|
; The coalescer should commute the add to avoid a copy.
|
|
define <4 x float> @test3(<4 x float> %V) {
|
|
entry:
|
|
%tmp8 = shufflevector <4 x float> %V, <4 x float> undef,
|
|
<4 x i32> < i32 3, i32 2, i32 1, i32 0 >
|
|
%add = fadd <4 x float> %tmp8, %V
|
|
ret <4 x float> %add
|
|
}
|
|
|