mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-27 02:31:09 +00:00
fcd3c4065d
than on MipsSubtargetInfo. This required a bit of massaging in the MC level to handle this since MC is a) largely a collection of disparate classes with no hierarchy, and b) there's no overarching equivalent to the TargetMachine, instead only the subtarget via MCSubtargetInfo (which is the base class of TargetSubtargetInfo). We're now storing the ABI in both the TargetMachine level and in the MC level because the AsmParser and the TargetStreamer both need to know what ABI we have to parse assembly and emit objects. The target streamer has a pointer to the one in the asm parser and is updated when the asm parser is created. This is fragile as the FIXME comment notes, but shouldn't be a problem in practice since we always create an asm parser before attempting to emit object code via the assembler. The TargetMachine now contains the ABI so that the DataLayout can be constructed dependent upon ABI. All testcases have been updated to use the -target-abi command line flag so that we can set the ABI without using a subtarget feature. Should be no change visible externally here. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@227102 91177308-0d34-0410-b5e6-96231b3b80d8
68 lines
2.2 KiB
C++
68 lines
2.2 KiB
C++
//===---- MipsABIInfo.h - Information about MIPS ABI's --------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSABIINFO_H
|
|
#define LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSABIINFO_H
|
|
|
|
#include "llvm/ADT/ArrayRef.h"
|
|
#include "llvm/ADT/Triple.h"
|
|
#include "llvm/IR/CallingConv.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MCTargetOptions;
|
|
class StringRef;
|
|
|
|
class MipsABIInfo {
|
|
public:
|
|
enum class ABI { Unknown, O32, N32, N64, EABI };
|
|
|
|
protected:
|
|
ABI ThisABI;
|
|
|
|
public:
|
|
MipsABIInfo(ABI ThisABI) : ThisABI(ThisABI) {}
|
|
|
|
static MipsABIInfo Unknown() { return MipsABIInfo(ABI::Unknown); }
|
|
static MipsABIInfo O32() { return MipsABIInfo(ABI::O32); }
|
|
static MipsABIInfo N32() { return MipsABIInfo(ABI::N32); }
|
|
static MipsABIInfo N64() { return MipsABIInfo(ABI::N64); }
|
|
static MipsABIInfo EABI() { return MipsABIInfo(ABI::EABI); }
|
|
static MipsABIInfo computeTargetABI(Triple TT, StringRef CPU,
|
|
const MCTargetOptions &Options);
|
|
|
|
bool IsKnown() const { return ThisABI != ABI::Unknown; }
|
|
bool IsO32() const { return ThisABI == ABI::O32; }
|
|
bool IsN32() const { return ThisABI == ABI::N32; }
|
|
bool IsN64() const { return ThisABI == ABI::N64; }
|
|
bool IsEABI() const { return ThisABI == ABI::EABI; }
|
|
ABI GetEnumValue() const { return ThisABI; }
|
|
|
|
/// The registers to use for byval arguments.
|
|
const ArrayRef<MCPhysReg> GetByValArgRegs() const;
|
|
|
|
/// The registers to use for the variable argument list.
|
|
const ArrayRef<MCPhysReg> GetVarArgRegs() const;
|
|
|
|
/// Obtain the size of the area allocated by the callee for arguments.
|
|
/// CallingConv::FastCall affects the value for O32.
|
|
unsigned GetCalleeAllocdArgSizeInBytes(CallingConv::ID CC) const;
|
|
|
|
/// Ordering of ABI's
|
|
/// MipsGenSubtargetInfo.inc will use this to resolve conflicts when given
|
|
/// multiple ABI options.
|
|
bool operator<(const MipsABIInfo Other) const {
|
|
return ThisABI < Other.GetEnumValue();
|
|
}
|
|
};
|
|
}
|
|
|
|
#endif
|