Tom Stellard 6fcf906bb0 R600/SI: Add -mcpu=bonaire to a test that uses flat address space ...

Flat instructions don't exist on SI, but there is a bug in the backend that
allows them to be selected.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@239533 91177308-0d34-0410-b5e6-96231b3b80d8

2015-06-11 14:51:46 +00:00

..

AArch64

[AArch64] Match interleaved memory accesses into ldN/stN instructions.

2015-06-11 09:05:02 +00:00

ARM

Add explicit -mtriple=arm-unknown to llvm/test/CodeGen/ARM/disable-tail-calls.ll, to satisfy *-win32.

2015-06-09 23:33:25 +00:00

BPF

[bpf] rename triple names bpf_be -> bpfeb

2015-06-05 16:11:14 +00:00

CPP

…

Generic

…

Hexagon

[Hexagon] Adding decoders for signed operands and ensuring all signed operand types disassemble correctly.

2015-06-10 16:52:32 +00:00

Inputs

…

Mips

[mips] Make TTypeEncoding indirect to allow .eh_frame to be read-only.

2015-06-02 20:32:50 +00:00

MIR

…

MSP430

…

NVPTX

[NVPTX] fix a crash bug in NVPTXFavorNonGenericAddrSpaces

2015-06-09 21:50:32 +00:00

PowerPC

LLVM support for vector quad bit permute and gather instructions through builtins

2015-06-11 06:21:25 +00:00

R600

R600/SI: Add -mcpu=bonaire to a test that uses flat address space

2015-06-11 14:51:46 +00:00

SPARC

…

SystemZ

…

Thumb

Revert r238473, "Thumb2: Modify codegen for memcpy intrinsic to prefer LDM/STM."

2015-06-05 18:01:28 +00:00

Thumb2

ARM: Thumb2 LDRD/STRD supports independent input/output regs

2015-06-03 16:30:24 +00:00

WinEH

…

X86

[X86][SSE] Vectorized i8 and i16 shift operators

2015-06-11 07:46:37 +00:00

XCore

…