mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-25 16:29:20 +00:00
address cannot be allocated a register is in 32-bit mode where the first three arguments are marked inreg. In that case EAX, EDX, and ECX will be used for argument passing. This fixes PR7610. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@108327 91177308-0d34-0410-b5e6-96231b3b80d8
14 lines
426 B
LLVM
14 lines
426 B
LLVM
; RUN: llc < %s -mtriple=i386-pc-linux-gnu | FileCheck %s
|
|
; pr7610
|
|
|
|
define cc10 void @t(i32* %Base_Arg, i32* %Sp_Arg, i32* %Hp_Arg, i32 %R1_Arg) nounwind {
|
|
cm1:
|
|
; CHECK: t:
|
|
; CHECK: jmpl *%eax
|
|
%nm3 = getelementptr i32* %Sp_Arg, i32 1
|
|
%nm9 = load i32* %Sp_Arg
|
|
%nma = inttoptr i32 %nm9 to void (i32*, i32*, i32*, i32)*
|
|
tail call cc10 void %nma(i32* %Base_Arg, i32* %nm3, i32* %Hp_Arg, i32 %R1_Arg) nounwind
|
|
ret void
|
|
}
|