mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-12 00:29:20 +00:00
1a913ed178
the machine instruction representation of the immediate value to be encoded into an integer with similar fields as the actual VMOV instruction. This makes things easier for the disassembler, since it can just stuff the bits into the immediate operand, but harder for the asm printer since it has to decode the value to be printed. Testcase for the encoding will follow later when MC has more support for ARM. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105836 91177308-0d34-0410-b5e6-96231b3b80d8
117 lines
5.6 KiB
C++
117 lines
5.6 KiB
C++
//===-- ARMInstPrinter.h - Convert ARM MCInst to assembly syntax ----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This class prints an ARM MCInst to a .s file.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef ARMINSTPRINTER_H
|
|
#define ARMINSTPRINTER_H
|
|
|
|
#include "llvm/MC/MCInstPrinter.h"
|
|
|
|
namespace llvm {
|
|
class MCOperand;
|
|
|
|
class ARMInstPrinter : public MCInstPrinter {
|
|
bool VerboseAsm;
|
|
public:
|
|
ARMInstPrinter(const MCAsmInfo &MAI, bool verboseAsm)
|
|
: MCInstPrinter(MAI), VerboseAsm(verboseAsm) {}
|
|
|
|
virtual void printInst(const MCInst *MI, raw_ostream &O);
|
|
|
|
// Autogenerated by tblgen.
|
|
void printInstruction(const MCInst *MI, raw_ostream &O);
|
|
static const char *getRegisterName(unsigned RegNo);
|
|
|
|
|
|
void printOperand(const MCInst *MI, unsigned OpNo, raw_ostream &O,
|
|
const char *Modifier = 0);
|
|
|
|
void printSOImmOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printSOImm2PartOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
|
|
void printSORegOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printAddrMode2Operand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printAddrMode2OffsetOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printAddrMode3Operand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printAddrMode3OffsetOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printAddrMode4Operand(const MCInst *MI, unsigned OpNum, raw_ostream &O,
|
|
const char *Modifier = 0);
|
|
void printAddrMode5Operand(const MCInst *MI, unsigned OpNum, raw_ostream &O,
|
|
const char *Modifier = 0);
|
|
void printAddrMode6Operand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printAddrMode6OffsetOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printAddrModePCOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O,
|
|
const char *Modifier = 0);
|
|
|
|
void printBitfieldInvMaskImmOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
|
|
void printThumbS4ImmOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printThumbITMask(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printThumbAddrModeRROperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printThumbAddrModeRI5Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O, unsigned Scale);
|
|
void printThumbAddrModeS1Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printThumbAddrModeS2Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printThumbAddrModeS4Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printThumbAddrModeSPOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
|
|
void printT2SOOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printT2AddrModeImm12Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printT2AddrModeImm8Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printT2AddrModeImm8s4Operand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printT2AddrModeImm8OffsetOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printT2AddrModeImm8s4OffsetOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printT2AddrModeSoRegOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
|
|
void printCPSOptionOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printMSRMaskOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printNegZeroOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printPredicateOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printMandatoryPredicateOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printSBitModifierOperand(const MCInst *MI, unsigned OpNum,
|
|
raw_ostream &O);
|
|
void printRegisterList(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printCPInstOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O,
|
|
const char *Modifier);
|
|
void printJTBlockOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O) {}
|
|
void printJT2BlockOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O) {}
|
|
void printTBAddrMode(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printNoHashImmediate(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printVFPf32ImmOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printVFPf64ImmOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
void printNEONModImmOperand(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
|
|
void printPCLabel(const MCInst *MI, unsigned OpNum, raw_ostream &O);
|
|
// FIXME: Implement.
|
|
void PrintSpecial(const MCInst *MI, raw_ostream &O, const char *Kind) {}
|
|
};
|
|
|
|
}
|
|
|
|
#endif
|