Benjamin Kramer 4dc478308f When lowering an inreg sext first shift left, then right arithmetically. ... Shifting right two times will only yield zero. Should fix SingleSource/UnitTests/SignlessTypes/factor. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@172322 91177308-0d34-0410-b5e6-96231b3b80d8		2013-01-12 19:06:44 +00:00
..
Analysis
Archive
AsmParser
Bitcode
CodeGen	When lowering an inreg sext first shift left, then right arithmetically.	2013-01-12 19:06:44 +00:00
DebugInfo
ExecutionEngine
IR
Linker
MC	Stop hiding the interface-exposed EatToEndOfStatement (see r172276).	2013-01-12 00:23:24 +00:00
Object
Option
Support
TableGen
Target	MipsDisassembler.cpp: Prune DecodeHWRegs64RegisterClass() to suppress a warning. [-Wunused-function]	2013-01-12 15:37:00 +00:00
Transforms	GlobalOpt: Avoid jump on uninitialized value.	2013-01-12 15:34:31 +00:00
CMakeLists.txt
LLVMBuild.txt
Makefile