mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-31 12:30:06 +00:00
Generate code for the Blackfin family of DSPs from Analog Devices: http://www.analog.com/en/embedded-processing-dsp/blackfin/processors/index.html We aim to be compatible with the exsisting GNU toolchain found at: http://blackfin.uclinux.org/gf/project/toolchain The back-end is experimental. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77897 91177308-0d34-0410-b5e6-96231b3b80d8
39 lines
1.1 KiB
C++
39 lines
1.1 KiB
C++
//=== Blackfin.h - Top-level interface for Blackfin backend -----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the entry points for global functions defined in the LLVM
|
|
// Blackfin back-end.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TARGET_BLACKFIN_H
|
|
#define TARGET_BLACKFIN_H
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
|
|
class FunctionPass;
|
|
class BlackfinTargetMachine;
|
|
|
|
FunctionPass *createBlackfinISelDag(BlackfinTargetMachine &TM,
|
|
CodeGenOpt::Level OptLevel);
|
|
extern Target TheBlackfinTarget;
|
|
|
|
} // end namespace llvm
|
|
|
|
// Defines symbolic names for Blackfin registers. This defines a mapping from
|
|
// register name to register number.
|
|
#include "BlackfinGenRegisterNames.inc"
|
|
|
|
// Defines symbolic names for the Blackfin instructions.
|
|
#include "BlackfinGenInstrNames.inc"
|
|
|
|
#endif
|