mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-23 16:30:00 +00:00
59889f7f49
First, we should not cheat: fsel-based lowering of select_cc is a finite-math-only optimization (the ISA manual, section F.3 of v2.06, makes this clear, as does a note in our own README). This also adds fsel-based lowering of EQ and NE condition codes. As it turned out, fsel generation was covered by a grand total of zero regression test cases. I've added some test cases to cover the existing behavior (which is now finite-math only), as well as the new EQ cases. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179000 91177308-0d34-0410-b5e6-96231b3b80d8
138 lines
3.1 KiB
LLVM
138 lines
3.1 KiB
LLVM
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 | FileCheck %s
|
|
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7 -enable-no-infs-fp-math -enable-no-nans-fp-math | FileCheck -check-prefix=CHECK-FM %s
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define double @zerocmp1(double %a, double %y, double %z) #0 {
|
|
entry:
|
|
%cmp = fcmp ult double %a, 0.000000e+00
|
|
%z.y = select i1 %cmp, double %z, double %y
|
|
ret double %z.y
|
|
|
|
; CHECK: @zerocmp1
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @zerocmp1
|
|
; CHECK-FM: fsel 1, 1, 2, 3
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @zerocmp2(double %a, double %y, double %z) #0 {
|
|
entry:
|
|
%cmp = fcmp ogt double %a, 0.000000e+00
|
|
%y.z = select i1 %cmp, double %y, double %z
|
|
ret double %y.z
|
|
|
|
; CHECK: @zerocmp2
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @zerocmp2
|
|
; CHECK-FM: fneg [[REG:[0-9]+]], 1
|
|
; CHECK-FM: fsel 1, [[REG]], 3, 2
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @zerocmp3(double %a, double %y, double %z) #0 {
|
|
entry:
|
|
%cmp = fcmp oeq double %a, 0.000000e+00
|
|
%y.z = select i1 %cmp, double %y, double %z
|
|
ret double %y.z
|
|
|
|
; CHECK: @zerocmp3
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @zerocmp3
|
|
; CHECK-FM: fsel [[REG:[0-9]+]], 1, 2, 3
|
|
; CHECK-FM: fneg [[REG2:[0-9]+]], 1
|
|
; CHECK-FM: fsel 1, [[REG2]], [[REG]], 3
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @min1(double %a, double %b) #0 {
|
|
entry:
|
|
%cmp = fcmp ole double %a, %b
|
|
%cond = select i1 %cmp, double %a, double %b
|
|
ret double %cond
|
|
|
|
; CHECK: @min1
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @min1
|
|
; CHECK-FM: fsub [[REG:[0-9]+]], 2, 1
|
|
; CHECK-FM: fsel 1, [[REG]], 1, 2
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @max1(double %a, double %b) #0 {
|
|
entry:
|
|
%cmp = fcmp oge double %a, %b
|
|
%cond = select i1 %cmp, double %a, double %b
|
|
ret double %cond
|
|
|
|
; CHECK: @max1
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @max1
|
|
; CHECK-FM: fsub [[REG:[0-9]+]], 1, 2
|
|
; CHECK-FM: fsel 1, [[REG]], 1, 2
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @cmp1(double %a, double %b, double %y, double %z) #0 {
|
|
entry:
|
|
%cmp = fcmp ult double %a, %b
|
|
%z.y = select i1 %cmp, double %z, double %y
|
|
ret double %z.y
|
|
|
|
; CHECK: @cmp1
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @cmp1
|
|
; CHECK-FM: fsub [[REG:[0-9]+]], 1, 2
|
|
; CHECK-FM: fsel 1, [[REG]], 3, 4
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @cmp2(double %a, double %b, double %y, double %z) #0 {
|
|
entry:
|
|
%cmp = fcmp ogt double %a, %b
|
|
%y.z = select i1 %cmp, double %y, double %z
|
|
ret double %y.z
|
|
|
|
; CHECK: @cmp2
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @cmp2
|
|
; CHECK-FM: fsub [[REG:[0-9]+]], 2, 1
|
|
; CHECK-FM: fsel 1, [[REG]], 4, 3
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
define double @cmp3(double %a, double %b, double %y, double %z) #0 {
|
|
entry:
|
|
%cmp = fcmp oeq double %a, %b
|
|
%y.z = select i1 %cmp, double %y, double %z
|
|
ret double %y.z
|
|
|
|
; CHECK: @cmp3
|
|
; CHECK-NOT: fsel
|
|
; CHECK: blr
|
|
|
|
; CHECK-FM: @cmp3
|
|
; CHECK-FM: fsub [[REG:[0-9]+]], 1, 2
|
|
; CHECK-FM: fsel [[REG2:[0-9]+]], [[REG]], 3, 4
|
|
; CHECK-FM: fneg [[REG3:[0-9]+]], [[REG]]
|
|
; CHECK-FM: fsel 1, [[REG3]], [[REG2]], 4
|
|
; CHECK-FM: blr
|
|
}
|
|
|
|
attributes #0 = { nounwind readnone }
|
|
|