mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
5a70dd1d82
Similar to gep (r230786) and load (r230794) changes.
Similar migration script can be used to update test cases, which
successfully migrated all of LLVM and Polly, but about 4 test cases
needed manually changes in Clang.
(this script will read the contents of stdin and massage it into stdout
- wrap it in the 'apply.sh' script shown in previous commits + xargs to
apply it over a large set of test cases)
import fileinput
import sys
import re
rep = re.compile(r"(getelementptr(?:\s+inbounds)?\s*\()((<\d*\s+x\s+)?([^@]*?)(|\s*addrspace\(\d+\))\s*\*(?(3)>)\s*)(?=$|%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|zeroinitializer|<|\[\[[a-zA-Z]|\{\{)", re.MULTILINE | re.DOTALL)
def conv(match):
line = match.group(1)
line += match.group(4)
line += ", "
line += match.group(2)
return line
line = sys.stdin.read()
off = 0
for match in re.finditer(rep, line):
sys.stdout.write(line[off:match.start()])
sys.stdout.write(conv(match))
off = match.end()
sys.stdout.write(line[off:])
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@232184 91177308-0d34-0410-b5e6-96231b3b80d8
72 lines
2.9 KiB
LLVM
72 lines
2.9 KiB
LLVM
; RUN: llc -verify-machineinstrs -mcpu=i386 < %s
|
|
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:32:32-n8:16:32"
|
|
target triple = "i386-pc-linux-gnu"
|
|
|
|
; The bb.i basic block gets split while emitting the schedule because
|
|
; -mcpu=i386 doesn't have CMOV.'
|
|
;
|
|
; That causes the PHI to be updated wrong because the jumptable data structure is remembering the original MBB.
|
|
;
|
|
; -cgp-critical-edge-splitting=0 prevents the edge to PHI from being split.
|
|
|
|
@.str146 = external constant [4 x i8], align 1
|
|
@.str706 = external constant [4 x i8], align 1
|
|
@.str1189 = external constant [5 x i8], align 1
|
|
|
|
declare i32 @memcmp(i8* nocapture, i8* nocapture, i32) nounwind readonly
|
|
declare i32 @strlen(i8* nocapture) nounwind readonly
|
|
|
|
define hidden zeroext i8 @f(i8* %this, i8* %Name.0, i32 %Name.1, i8* noalias %NameLoc, i8* %Operands) nounwind align 2 {
|
|
bb.i:
|
|
%0 = icmp eq i8 undef, 0
|
|
%iftmp.285.0 = select i1 %0, i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str1189, i32 0, i32 0), i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str706, i32 0, i32 0)
|
|
%1 = call i32 @strlen(i8* %iftmp.285.0) nounwind readonly
|
|
switch i32 %Name.1, label %_ZNK4llvm12StringSwitchINS_9StringRefES1_E7DefaultERKS1_.exit [
|
|
i32 3, label %bb1.i
|
|
i32 4, label %bb1.i1237
|
|
i32 5, label %bb1.i1266
|
|
i32 6, label %bb1.i1275
|
|
i32 2, label %bb1.i1434
|
|
i32 8, label %bb1.i1523
|
|
i32 7, label %bb1.i1537
|
|
]
|
|
|
|
bb1.i: ; preds = %bb.i
|
|
unreachable
|
|
|
|
bb1.i1237: ; preds = %bb.i
|
|
br i1 undef, label %bb.i1820, label %bb1.i1241
|
|
|
|
bb1.i1241: ; preds = %bb1.i1237
|
|
unreachable
|
|
|
|
bb1.i1266: ; preds = %bb.i
|
|
unreachable
|
|
|
|
bb1.i1275: ; preds = %bb.i
|
|
unreachable
|
|
|
|
bb1.i1434: ; preds = %bb.i
|
|
unreachable
|
|
|
|
bb1.i1523: ; preds = %bb.i
|
|
unreachable
|
|
|
|
bb1.i1537: ; preds = %bb.i
|
|
unreachable
|
|
|
|
bb.i1820: ; preds = %bb1.i1237
|
|
br label %_ZNK4llvm12StringSwitchINS_9StringRefES1_E7DefaultERKS1_.exit
|
|
|
|
_ZNK4llvm12StringSwitchINS_9StringRefES1_E7DefaultERKS1_.exit: ; preds = %bb.i1820, %bb.i
|
|
%PatchedName.0.0 = phi i8* [ undef, %bb.i1820 ], [ %Name.0, %bb.i ]
|
|
br i1 undef, label %bb141, label %_ZNK4llvm9StringRef10startswithES0_.exit
|
|
|
|
_ZNK4llvm9StringRef10startswithES0_.exit: ; preds = %_ZNK4llvm12StringSwitchINS_9StringRefES1_E7DefaultERKS1_.exit
|
|
%2 = call i32 @memcmp(i8* %PatchedName.0.0, i8* getelementptr inbounds ([4 x i8], [4 x i8]* @.str146, i32 0, i32 0), i32 3) nounwind readonly
|
|
unreachable
|
|
|
|
bb141: ; preds = %_ZNK4llvm12StringSwitchINS_9StringRefES1_E7DefaultERKS1_.exit
|
|
unreachable
|
|
}
|