mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
837caa9313
Note: lo16AllZero remains in ARMInstrInfo.td - It can be factored out when Thumb movt is repaired. Existing tests cover this update. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@119760 91177308-0d34-0410-b5e6-96231b3b80d8
42 lines
1.3 KiB
C++
42 lines
1.3 KiB
C++
//===-- ARM/ARMFixupKinds.h - ARM Specific Fixup Entries --------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_ARM_ARMFIXUPKINDS_H
|
|
#define LLVM_ARM_ARMFIXUPKINDS_H
|
|
|
|
#include "llvm/MC/MCFixup.h"
|
|
|
|
namespace llvm {
|
|
namespace ARM {
|
|
enum Fixups {
|
|
// fixup_arm_pcrel_12 - 12-bit PC relative relocation for symbol addresses
|
|
fixup_arm_pcrel_12 = FirstTargetFixupKind,
|
|
// fixup_arm_vfp_pcrel_12 - 12-bit PC relative relocation for symbol addresses
|
|
// used in VFP instructions where the lower 2 bits are not encoded (so it's
|
|
// encoded as an 8-bit immediate).
|
|
fixup_arm_vfp_pcrel_12,
|
|
// fixup_arm_brnach - 24-bit PC relative relocation for direct branch
|
|
// instructions.
|
|
fixup_arm_branch,
|
|
|
|
// The next two are for the movt/movw pair
|
|
// the 16bit imm field are split into imm{15-12} and imm{11-0}
|
|
// Fixme: We need new ones for Thumb.
|
|
fixup_arm_movt_hi16, // :upper16:
|
|
fixup_arm_movw_lo16, // :lower16:
|
|
|
|
// Marker
|
|
LastTargetFixupKind,
|
|
NumTargetFixupKinds = LastTargetFixupKind - FirstTargetFixupKind
|
|
};
|
|
}
|
|
}
|
|
|
|
#endif
|