mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
d5561bb1f0
Implementing this via ComputeMaskedBits has two advantages:
+ It actually works. DAGISel doesn't deal with the chains properly
in the previous pattern-based solution, so they never trigger.
+ The information can be used in other DAG combines, as well as the
trivial "get rid of truncs". For example if the trunc is in a
different basic block.
rdar://problem/16227836
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205540 91177308-0d34-0410-b5e6-96231b3b80d8
160 lines
4.6 KiB
LLVM
160 lines
4.6 KiB
LLVM
; RUN: llc < %s -mtriple=armv7-apple-darwin | FileCheck %s
|
|
; RUN: llc < %s -mtriple=thumbv7-apple-darwin > %t
|
|
; RUN: FileCheck %s < %t
|
|
; RUN: FileCheck %s < %t --check-prefix=CHECK-T2ADDRMODE
|
|
|
|
%0 = type { i32, i32 }
|
|
|
|
; CHECK-LABEL: f0:
|
|
; CHECK: ldrexd
|
|
define i64 @f0(i8* %p) nounwind readonly {
|
|
entry:
|
|
%ldrexd = tail call %0 @llvm.arm.ldrexd(i8* %p)
|
|
%0 = extractvalue %0 %ldrexd, 1
|
|
%1 = extractvalue %0 %ldrexd, 0
|
|
%2 = zext i32 %0 to i64
|
|
%3 = zext i32 %1 to i64
|
|
%shl = shl nuw i64 %2, 32
|
|
%4 = or i64 %shl, %3
|
|
ret i64 %4
|
|
}
|
|
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: strexd
|
|
define i32 @f1(i8* %ptr, i64 %val) nounwind {
|
|
entry:
|
|
%tmp4 = trunc i64 %val to i32
|
|
%tmp6 = lshr i64 %val, 32
|
|
%tmp7 = trunc i64 %tmp6 to i32
|
|
%strexd = tail call i32 @llvm.arm.strexd(i32 %tmp4, i32 %tmp7, i8* %ptr)
|
|
ret i32 %strexd
|
|
}
|
|
|
|
declare %0 @llvm.arm.ldrexd(i8*) nounwind readonly
|
|
declare i32 @llvm.arm.strexd(i32, i32, i8*) nounwind
|
|
|
|
; CHECK-LABEL: test_load_i8:
|
|
; CHECK: ldrexb r0, [r0]
|
|
; CHECK-NOT: uxtb
|
|
; CHECK-NOT: and
|
|
define zeroext i8 @test_load_i8(i8* %addr) {
|
|
%val = call i32 @llvm.arm.ldrex.p0i8(i8* %addr)
|
|
%val8 = trunc i32 %val to i8
|
|
ret i8 %val8
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_i16:
|
|
; CHECK: ldrexh r0, [r0]
|
|
; CHECK-NOT: uxth
|
|
; CHECK-NOT: and
|
|
define zeroext i16 @test_load_i16(i16* %addr) {
|
|
%val = call i32 @llvm.arm.ldrex.p0i16(i16* %addr)
|
|
%val16 = trunc i32 %val to i16
|
|
ret i16 %val16
|
|
}
|
|
|
|
; CHECK-LABEL: test_load_i32:
|
|
; CHECK: ldrex r0, [r0]
|
|
define i32 @test_load_i32(i32* %addr) {
|
|
%val = call i32 @llvm.arm.ldrex.p0i32(i32* %addr)
|
|
ret i32 %val
|
|
}
|
|
|
|
declare i32 @llvm.arm.ldrex.p0i8(i8*) nounwind readonly
|
|
declare i32 @llvm.arm.ldrex.p0i16(i16*) nounwind readonly
|
|
declare i32 @llvm.arm.ldrex.p0i32(i32*) nounwind readonly
|
|
|
|
; CHECK-LABEL: test_store_i8:
|
|
; CHECK-NOT: uxtb
|
|
; CHECK: strexb r0, r1, [r2]
|
|
define i32 @test_store_i8(i32, i8 %val, i8* %addr) {
|
|
%extval = zext i8 %val to i32
|
|
%res = call i32 @llvm.arm.strex.p0i8(i32 %extval, i8* %addr)
|
|
ret i32 %res
|
|
}
|
|
|
|
; CHECK-LABEL: test_store_i16:
|
|
; CHECK-NOT: uxth
|
|
; CHECK: strexh r0, r1, [r2]
|
|
define i32 @test_store_i16(i32, i16 %val, i16* %addr) {
|
|
%extval = zext i16 %val to i32
|
|
%res = call i32 @llvm.arm.strex.p0i16(i32 %extval, i16* %addr)
|
|
ret i32 %res
|
|
}
|
|
|
|
; CHECK-LABEL: test_store_i32:
|
|
; CHECK: strex r0, r1, [r2]
|
|
define i32 @test_store_i32(i32, i32 %val, i32* %addr) {
|
|
%res = call i32 @llvm.arm.strex.p0i32(i32 %val, i32* %addr)
|
|
ret i32 %res
|
|
}
|
|
|
|
declare i32 @llvm.arm.strex.p0i8(i32, i8*) nounwind
|
|
declare i32 @llvm.arm.strex.p0i16(i32, i16*) nounwind
|
|
declare i32 @llvm.arm.strex.p0i32(i32, i32*) nounwind
|
|
|
|
; CHECK-LABEL: test_clear:
|
|
; CHECK: clrex
|
|
define void @test_clear() {
|
|
call void @llvm.arm.clrex()
|
|
ret void
|
|
}
|
|
|
|
declare void @llvm.arm.clrex() nounwind
|
|
|
|
@base = global i32* null
|
|
|
|
define void @excl_addrmode() {
|
|
; CHECK-T2ADDRMODE-LABEL: excl_addrmode:
|
|
%base1020 = load i32** @base
|
|
%offset1020 = getelementptr i32* %base1020, i32 255
|
|
call i32 @llvm.arm.ldrex.p0i32(i32* %offset1020)
|
|
call i32 @llvm.arm.strex.p0i32(i32 0, i32* %offset1020)
|
|
; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [{{r[0-9]+}}, #1020]
|
|
; CHECK-T2ADDRMODE: strex {{r[0-9]+}}, {{r[0-9]+}}, [{{r[0-9]+}}, #1020]
|
|
|
|
%base1024 = load i32** @base
|
|
%offset1024 = getelementptr i32* %base1024, i32 256
|
|
call i32 @llvm.arm.ldrex.p0i32(i32* %offset1024)
|
|
call i32 @llvm.arm.strex.p0i32(i32 0, i32* %offset1024)
|
|
; CHECK-T2ADDRMODE: add.w r[[ADDR:[0-9]+]], {{r[0-9]+}}, #1024
|
|
; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]]
|
|
; CHECK-T2ADDRMODE: strex {{r[0-9]+}}, {{r[0-9]+}}, [r[[ADDR]]]
|
|
|
|
%base1 = load i32** @base
|
|
%addr8 = bitcast i32* %base1 to i8*
|
|
%offset1_8 = getelementptr i8* %addr8, i32 1
|
|
%offset1 = bitcast i8* %offset1_8 to i32*
|
|
call i32 @llvm.arm.ldrex.p0i32(i32* %offset1)
|
|
call i32 @llvm.arm.strex.p0i32(i32 0, i32* %offset1)
|
|
; CHECK-T2ADDRMODE: adds r[[ADDR:[0-9]+]], #1
|
|
; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]]
|
|
; CHECK-T2ADDRMODE: strex {{r[0-9]+}}, {{r[0-9]+}}, [r[[ADDR]]]
|
|
|
|
%local = alloca i8, i32 1024
|
|
%local32 = bitcast i8* %local to i32*
|
|
call i32 @llvm.arm.ldrex.p0i32(i32* %local32)
|
|
call i32 @llvm.arm.strex.p0i32(i32 0, i32* %local32)
|
|
; CHECK-T2ADDRMODE: mov r[[ADDR:[0-9]+]], sp
|
|
; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]]
|
|
; CHECK-T2ADDRMODE: strex {{r[0-9]+}}, {{r[0-9]+}}, [r[[ADDR]]]
|
|
|
|
ret void
|
|
}
|
|
|
|
; LLVM should know, even across basic blocks, that ldrex is setting the high
|
|
; bits of its i32 to 0. There should be no zero-extend operation.
|
|
define zeroext i8 @test_cross_block_zext_i8(i1 %tst, i8* %addr) {
|
|
; CHECK: test_cross_block_zext_i8:
|
|
; CHECK-NOT: uxtb
|
|
; CHECK-NOT: and
|
|
; CHECK: bx lr
|
|
%val = call i32 @llvm.arm.ldrex.p0i8(i8* %addr)
|
|
br i1 %tst, label %end, label %mid
|
|
mid:
|
|
ret i8 42
|
|
end:
|
|
%val8 = trunc i32 %val to i8
|
|
ret i8 %val8
|
|
}
|