llvm-6502/test/CodeGen/Blackfin
Evan Cheng d40d03e1bd Teach dag combine to fold the following transformation more aggressively:
(OP (trunc x), (trunc y)) -> (trunc (OP x, y))

Unfortunately this simple change causes dag combine to infinite looping. The problem is the shrink demanded ops optimization tend to canonicalize expressions in the opposite manner. That is badness. This patch disable those optimizations in dag combine but instead it is done as a late pass in sdisel.

This also exposes some deficiencies in dag combine and x86 setcc / brcond lowering. Teach them to look pass ISD::TRUNCATE in various places.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@92849 91177308-0d34-0410-b5e6-96231b3b80d8
2010-01-06 19:38:29 +00:00
..
2009-08-04-LowerExtract-Live.ll
2009-08-11-RegScavenger-CSR.ll
2009-08-15-LiveIn-SubReg.ll
2009-08-15-MissingDead.ll
2009-08-15-SetCC-Undef.ll Teach dag combine to fold the following transformation more aggressively: 2010-01-06 19:38:29 +00:00
add-overflow.ll
add.ll
addsub-i128.ll
basic-i1.ll
basic-i8.ll
basic-i16.ll
basic-i32.ll
basic-i64.ll
basictest.ll
burg.ll
cmp64.ll
cmp-small-imm.ll
ct32.ll Delete useless trailing semicolons. 2010-01-05 17:55:26 +00:00
ct64.ll Delete useless trailing semicolons. 2010-01-05 17:55:26 +00:00
ctlz16.ll Delete useless trailing semicolons. 2010-01-05 17:55:26 +00:00
ctlz64.ll
ctpop16.ll Delete useless trailing semicolons. 2010-01-05 17:55:26 +00:00
cttz16.ll Delete useless trailing semicolons. 2010-01-05 17:55:26 +00:00
cycles.ll
dg.exp
double-cast.ll
frameindex.ll
i1mem.ll
i1ops.ll
i8mem.ll
i17mem.ll
i56param.ll
i216mem.ll
i248mem.ll
i256mem.ll
i256param.ll
inline-asm.ll
int-setcc.ll
invalid-apint.ll
jumptable.ll
large-switch.ll
load-i16.ll
logic-i16.ll
many-args.ll
mulhu.ll
printf2.ll
printf.ll
promote-logic.ll Teach dag combine to fold the following transformation more aggressively: 2010-01-06 19:38:29 +00:00
promote-setcc.ll
sdiv.ll
simple-select.ll
switch2.ll
switch.ll
sync-intr.ll