llvm-6502/test/CodeGen
Juergen Ributzka 8b62d78689 [FastISel][AArch64] Fix shift-immediate emission for "zero" shifts.
This change emits a COPY for a shift-immediate with a "zero" shift value.
This fixes PR21594 where we emitted a shift instruction with an incorrect
immediate operand.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@222247 91177308-0d34-0410-b5e6-96231b3b80d8
2014-11-18 19:58:59 +00:00
..
AArch64 [FastISel][AArch64] Fix shift-immediate emission for "zero" shifts. 2014-11-18 19:58:59 +00:00
ARM Fix ARM triple parsing 2014-11-17 14:08:57 +00:00
CPP
Generic
Hexagon
Inputs
Mips First stage of call lowering for Mips fast-isel 2014-11-13 23:37:45 +00:00
MSP430
NVPTX
PowerPC [PowerPC] Add VSX builtins for vec_div 2014-11-14 12:10:40 +00:00
R600 R600: Permute operands when selecting legacy min/max 2014-11-15 05:02:57 +00:00
SPARC
SystemZ
Thumb [Thumb1] Re-write emitThumbRegPlusImmediate 2014-11-17 11:18:10 +00:00
Thumb2 ARM: allow constpool entry to be moved to the user's block in all cases. 2014-11-13 17:58:53 +00:00
X86 [X86] Use ADD/SUB instead of INC/DEC for Haswell and Broadwell CPUs 2014-11-17 16:17:51 +00:00
XCore