mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-02 17:55:18 +00:00
14e60218b6
Generate extract instructions (via intrinsics) before the DAG combiner folds shifts into unrecognizable forms. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@242163 91177308-0d34-0410-b5e6-96231b3b80d8
18 lines
526 B
LLVM
18 lines
526 B
LLVM
; RUN: llc -march=hexagon -hexagon-extract=0 < %s | FileCheck %s
|
|
; Check that we generate fused logical and with shift instruction.
|
|
; Disable "extract" generation, since it may eliminate the and/lsr.
|
|
|
|
; CHECK: r{{[0-9]+}} = and(#15, lsr(r{{[0-9]+}}, #{{[0-9]+}})
|
|
|
|
define i32 @main(i16* %a, i16* %b) nounwind {
|
|
entry:
|
|
%0 = load i16, i16* %a, align 2
|
|
%conv1 = sext i16 %0 to i32
|
|
%shr1 = ashr i32 %conv1, 3
|
|
%and1 = and i32 %shr1, 15
|
|
%conv2 = trunc i32 %and1 to i16
|
|
store i16 %conv2, i16* %b, align 2
|
|
ret i32 0
|
|
}
|
|
|