mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-09 15:57:28 +00:00
5a1cd045cd
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137864 91177308-0d34-0410-b5e6-96231b3b80d8
59 lines
2.2 KiB
ArmAsm
59 lines
2.2 KiB
ArmAsm
@ RUN: llvm-mc -triple=thumbv6-apple-darwin -show-encoding < %s | FileCheck %s
|
|
.syntax unified
|
|
.globl _func
|
|
|
|
@ Check that the assembler can handle the documented syntax from the ARM ARM.
|
|
@ For complex constructs like shifter operands, check more thoroughly for them
|
|
@ once then spot check that following instructions accept the form generally.
|
|
@ This gives us good coverage while keeping the overall size of the test
|
|
@ more reasonable.
|
|
|
|
_func:
|
|
@ CHECK: _func
|
|
|
|
@------------------------------------------------------------------------------
|
|
@ ADC (register)
|
|
@------------------------------------------------------------------------------
|
|
adcs r4, r6
|
|
|
|
@ CHECK: adcs r4, r6 @ encoding: [0x74,0x41]
|
|
|
|
|
|
@------------------------------------------------------------------------------
|
|
@ ADD (immediate)
|
|
@------------------------------------------------------------------------------
|
|
adds r1, r2, #3
|
|
adds r2, #3
|
|
adds r2, #8
|
|
|
|
@ CHECK: adds r1, r2, #3 @ encoding: [0xd1,0x1c]
|
|
@ CHECK: adds r2, r2, #3 @ encoding: [0xd2,0x1c]
|
|
@ CHECK: adds r2, #8 @ encoding: [0x08,0x32]
|
|
|
|
|
|
@------------------------------------------------------------------------------
|
|
@ ADD (register)
|
|
@------------------------------------------------------------------------------
|
|
adds r1, r2, r3
|
|
add r2, r8
|
|
|
|
@ CHECK: adds r1, r2, r3 @ encoding: [0xd1,0x18]
|
|
@ CHECK: add r2, r8 @ encoding: [0x42,0x44]
|
|
|
|
|
|
@------------------------------------------------------------------------------
|
|
@ FIXME: ADD (SP plus immediate)
|
|
@------------------------------------------------------------------------------
|
|
@------------------------------------------------------------------------------
|
|
@ FIXME: ADD (SP plus register)
|
|
@------------------------------------------------------------------------------
|
|
|
|
|
|
@------------------------------------------------------------------------------
|
|
@ ADR
|
|
@------------------------------------------------------------------------------
|
|
adr r2, _baz
|
|
|
|
@ CHECK: adr r2, _baz @ encoding: [A,0xa2]
|
|
@ fixup A - offset: 0, value: _baz, kind: fixup_thumb_adr_pcrel_10
|