mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
b12c642bbf
gcc inline asm supports specifying "cc" as a clobber of all condition registers. Add just enough modeling of the full register to make this work. Fixed PR19326. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205630 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
1.4 KiB
LLVM
71 lines
1.4 KiB
LLVM
; RUN: llc -mcpu=pwr7 < %s | FileCheck %s
|
|
target datalayout = "E-m:e-i64:64-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define i64 @test1(i64 %a, i64 %b) {
|
|
entry:
|
|
%c = icmp eq i64 %a, %b
|
|
br label %foo
|
|
|
|
foo:
|
|
call { i64, i64 } asm sideeffect "sc", "={r0},={r3},{r0},~{cr0},~{cr1},~{cr2},~{cr3},~{cr4},~{cr5},~{cr6},~{cr7}" (i64 %a)
|
|
br i1 %c, label %bar, label %end
|
|
|
|
bar:
|
|
ret i64 %b
|
|
|
|
end:
|
|
ret i64 %a
|
|
|
|
; CHECK-LABEL: @test1
|
|
; CHECK: mfcr [[REG1:[0-9]+]]
|
|
; CHECK-DAG: cmpd
|
|
; CHECK-DAG: mfocrf [[REG2:[0-9]+]],
|
|
; CHECK-DAG: stw [[REG1]], 8(1)
|
|
; CHECK-DAG: stw [[REG2]], -4(1)
|
|
|
|
; CHECK: sc
|
|
; CHECK: lwz [[REG3:[0-9]+]], -4(1)
|
|
; CHECK: mtocrf 128, [[REG3]]
|
|
|
|
; CHECK: lwz [[REG4:[0-9]+]], 8(1)
|
|
; CHECK-DAG: mtocrf 32, [[REG4]]
|
|
; CHECK-DAG: mtocrf 16, [[REG4]]
|
|
; CHECK-DAG: mtocrf 8, [[REG4]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
define i64 @test2(i64 %a, i64 %b) {
|
|
entry:
|
|
%c = icmp eq i64 %a, %b
|
|
br label %foo
|
|
|
|
foo:
|
|
call { i64, i64 } asm sideeffect "sc", "={r0},={r3},{r0},~{cc}" (i64 %a)
|
|
br i1 %c, label %bar, label %end
|
|
|
|
bar:
|
|
ret i64 %b
|
|
|
|
end:
|
|
ret i64 %a
|
|
|
|
; CHECK-LABEL: @test2
|
|
; CHECK: mfcr [[REG1:[0-9]+]]
|
|
; CHECK-DAG: cmpd
|
|
; CHECK-DAG: mfocrf [[REG2:[0-9]+]],
|
|
; CHECK-DAG: stw [[REG1]], 8(1)
|
|
; CHECK-DAG: stw [[REG2]], -4(1)
|
|
|
|
; CHECK: sc
|
|
; CHECK: lwz [[REG3:[0-9]+]], -4(1)
|
|
; CHECK: mtocrf 128, [[REG3]]
|
|
|
|
; CHECK: lwz [[REG4:[0-9]+]], 8(1)
|
|
; CHECK-DAG: mtocrf 32, [[REG4]]
|
|
; CHECK-DAG: mtocrf 16, [[REG4]]
|
|
; CHECK-DAG: mtocrf 8, [[REG4]]
|
|
; CHECK: blr
|
|
}
|
|
|