mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
98b419bff7
Summary: This patch also fixes an issue with the way the Mips assembler enables/disables architecture features. Before this patch, the assembler never disabled feature bits. For example, .set mips64 .set mips32r2 would result in the 'OR' of mips64 with mips32r2 feature bits which isn't right. Unfortunately this isn't trivial to fix because there's not an easy way to clear feature bits as the algorithm in MCSubtargetInfo (ToggleFeature) only clears the bits that imply the feature being cleared and not the implied bits by the feature (there's a better explanation to the code I added). Patch by Matheus Almeida and updated by Toma Tabacu Reviewers: vmedic, matheusalmeida, dsanders Reviewed By: dsanders Subscribers: tomatabacu, llvm-commits Differential Revision: http://reviews.llvm.org/D4123 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@214709 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
---|---|---|
.. | ||
CMakeLists.txt | ||
LLVMBuild.txt | ||
Makefile | ||
MipsABIFlagsSection.cpp | ||
MipsABIFlagsSection.h | ||
MipsAsmBackend.cpp | ||
MipsAsmBackend.h | ||
MipsBaseInfo.h | ||
MipsELFObjectWriter.cpp | ||
MipsELFStreamer.cpp | ||
MipsELFStreamer.h | ||
MipsFixupKinds.h | ||
MipsMCAsmInfo.cpp | ||
MipsMCAsmInfo.h | ||
MipsMCCodeEmitter.cpp | ||
MipsMCCodeEmitter.h | ||
MipsMCExpr.cpp | ||
MipsMCExpr.h | ||
MipsMCNaCl.h | ||
MipsMCTargetDesc.cpp | ||
MipsMCTargetDesc.h | ||
MipsNaClELFStreamer.cpp | ||
MipsOptionRecord.cpp | ||
MipsTargetStreamer.cpp |