mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-07 14:33:15 +00:00
184f8f7c10
TableGen had been nicely generating code to print a number of instructions using shorter aliases (and PowerPC has plenty of short mnemonics), but we were not calling it. For some of the aliases we support in the parser, TableGen can't infer the "inverse" alias relationship, so there is still more to do. Thus, after some hours of updating test cases... git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@235616 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
516 B
Plaintext
27 lines
516 B
Plaintext
# RUN: llvm-mc --disassemble %s -triple powerpc64-unknown-unknown -mcpu=pwr7 | FileCheck %s
|
|
|
|
# CHECK: mfdcr 3, 178
|
|
0x7c 0x72 0x2a 0x86
|
|
# CHECK: mtdcr 178, 3
|
|
0x7c 0x72 0x2b 0x86
|
|
|
|
# CHECK: tlbrehi 2, 3
|
|
0x7c 0x43 0x07 0x64
|
|
# CHECK: tlbrelo 2, 3
|
|
0x7c 0x43 0x0f 0x64
|
|
|
|
# CHECK: tlbwehi 2, 3
|
|
0x7c 0x43 0x07 0xa4
|
|
# CHECK: tlbwelo 2, 3
|
|
0x7c 0x43 0x0f 0xa4
|
|
|
|
# CHECK: tlbsx 2, 3, 1
|
|
0x7c 0x43 0x0f 0x24
|
|
# CHECK: tlbsx. 2, 3, 1
|
|
0x7c 0x43 0x0f 0x25
|
|
|
|
# CHECK: dccci 5, 6
|
|
0x7c 0x05 0x33 0x8c
|
|
# CHECK: iccci 5, 6
|
|
0x7c 0x05 0x37 0x8c
|