mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-17 03:07:06 +00:00
5e0d71877c
intersecting bits. This triggers all over the place, for example in lencode, with adds of stuff like: %tmp580 = mul i32 %tmp579, 2 %tmp582 = and i32 %b8, 1 and %tmp28 = shl i32 %abs.i, 1 %sign.0 = select i1 %tmp23, i32 1, i32 0 and %tmp344 = shl i32 %tmp343, 2 %tmp346 = and i32 %tmp96, 3 etc. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@51263 91177308-0d34-0410-b5e6-96231b3b80d8
47 lines
1.1 KiB
LLVM
47 lines
1.1 KiB
LLVM
; RUN: llvm-as < %s | opt -instcombine | llvm-dis | \
|
|
; RUN: grep -v OK | not grep add
|
|
|
|
;; Target triple for gep raising case below.
|
|
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"
|
|
target triple = "i686-apple-darwin8"
|
|
|
|
define i64 @test1(i64 %A, i32 %B) {
|
|
%tmp12 = zext i32 %B to i64
|
|
%tmp3 = shl i64 %tmp12, 32
|
|
%tmp5 = add i64 %tmp3, %A
|
|
%tmp6 = and i64 %tmp5, 123
|
|
ret i64 %tmp6
|
|
}
|
|
|
|
; PR1795
|
|
define void @test2(i32 %.val24) {
|
|
EntryBlock:
|
|
add i32 %.val24, -12
|
|
inttoptr i32 %0 to i32*
|
|
store i32 1, i32* %1
|
|
add i32 %.val24, -16
|
|
inttoptr i32 %2 to i32*
|
|
getelementptr i32* %3, i32 1
|
|
load i32* %4
|
|
tail call i32 @callee( i32 %5 )
|
|
ret void
|
|
}
|
|
|
|
declare i32 @callee(i32)
|
|
|
|
|
|
define i32 @test3(i32 %A) {
|
|
%B = and i32 %A, 7
|
|
%C = and i32 %A, 32
|
|
%F = add i32 %B, %C
|
|
ret i32 %F
|
|
}
|
|
|
|
define i32 @test4(i32 %A) {
|
|
%B = and i32 %A, 128
|
|
%C = lshr i32 %A, 30
|
|
%F = add i32 %B, %C
|
|
ret i32 %F
|
|
}
|
|
|