mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-15 07:34:33 +00:00
8b6a26ca85
Now that the source and destination types can be specified, allow doing an expansion that doesn't use an EXTLOAD of the result type. Try to do a legal extload to an intermediate type and extend that if possible. This generalizes the special case custom lowering of extloads R600 has been using to work around this problem. This also happens to fix a bug that would incorrectly use more aligned loads than should be used. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225925 91177308-0d34-0410-b5e6-96231b3b80d8
113 lines
3.6 KiB
LLVM
113 lines
3.6 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs< %s | FileCheck -check-prefix=SI %s
|
|
|
|
; SI-LABEL: {{^}}unaligned_load_store_i32:
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_write_b32
|
|
; SI: s_endpgm
|
|
define void @unaligned_load_store_i32(i32 addrspace(3)* %p, i32 addrspace(3)* %r) nounwind {
|
|
%v = load i32 addrspace(3)* %p, align 1
|
|
store i32 %v, i32 addrspace(3)* %r, align 1
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}unaligned_load_store_v4i32:
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
; SI: ds_read_u8
|
|
|
|
; SI: ds_write_b32
|
|
; SI: ds_write_b32
|
|
; SI: ds_write_b32
|
|
; SI: ds_write_b32
|
|
; SI: s_endpgm
|
|
define void @unaligned_load_store_v4i32(<4 x i32> addrspace(3)* %p, <4 x i32> addrspace(3)* %r) nounwind {
|
|
%v = load <4 x i32> addrspace(3)* %p, align 1
|
|
store <4 x i32> %v, <4 x i32> addrspace(3)* %r, align 1
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}load_lds_i64_align_4:
|
|
; SI: ds_read2_b32
|
|
; SI: s_endpgm
|
|
define void @load_lds_i64_align_4(i64 addrspace(1)* nocapture %out, i64 addrspace(3)* %in) #0 {
|
|
%val = load i64 addrspace(3)* %in, align 4
|
|
store i64 %val, i64 addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}load_lds_i64_align_4_with_offset
|
|
; SI: ds_read2_b32 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]}} offset0:8 offset1:9
|
|
; SI: s_endpgm
|
|
define void @load_lds_i64_align_4_with_offset(i64 addrspace(1)* nocapture %out, i64 addrspace(3)* %in) #0 {
|
|
%ptr = getelementptr i64 addrspace(3)* %in, i32 4
|
|
%val = load i64 addrspace(3)* %ptr, align 4
|
|
store i64 %val, i64 addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}load_lds_i64_align_4_with_split_offset:
|
|
; The tests for the case where the lo offset is 8-bits, but the hi offset is 9-bits
|
|
; SI: ds_read2_b32 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]}} offset0:0 offset1:1
|
|
; SI: s_endpgm
|
|
define void @load_lds_i64_align_4_with_split_offset(i64 addrspace(1)* nocapture %out, i64 addrspace(3)* %in) #0 {
|
|
%ptr = bitcast i64 addrspace(3)* %in to i32 addrspace(3)*
|
|
%ptr255 = getelementptr i32 addrspace(3)* %ptr, i32 255
|
|
%ptri64 = bitcast i32 addrspace(3)* %ptr255 to i64 addrspace(3)*
|
|
%val = load i64 addrspace(3)* %ptri64, align 4
|
|
store i64 %val, i64 addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FIXME: Need to fix this case.
|
|
; define void @load_lds_i64_align_1(i64 addrspace(1)* nocapture %out, i64 addrspace(3)* %in) #0 {
|
|
; %val = load i64 addrspace(3)* %in, align 1
|
|
; store i64 %val, i64 addrspace(1)* %out, align 8
|
|
; ret void
|
|
; }
|
|
|
|
; SI-LABEL: {{^}}store_lds_i64_align_4:
|
|
; SI: ds_write2_b32
|
|
; SI: s_endpgm
|
|
define void @store_lds_i64_align_4(i64 addrspace(3)* %out, i64 %val) #0 {
|
|
store i64 %val, i64 addrspace(3)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}store_lds_i64_align_4_with_offset
|
|
; SI: ds_write2_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset0:8 offset1:9
|
|
; SI: s_endpgm
|
|
define void @store_lds_i64_align_4_with_offset(i64 addrspace(3)* %out) #0 {
|
|
%ptr = getelementptr i64 addrspace(3)* %out, i32 4
|
|
store i64 0, i64 addrspace(3)* %ptr, align 4
|
|
ret void
|
|
}
|
|
|
|
; SI-LABEL: {{^}}store_lds_i64_align_4_with_split_offset:
|
|
; The tests for the case where the lo offset is 8-bits, but the hi offset is 9-bits
|
|
; SI: ds_write2_b32 v{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}} offset0:0 offset1:1
|
|
; SI: s_endpgm
|
|
define void @store_lds_i64_align_4_with_split_offset(i64 addrspace(3)* %out) #0 {
|
|
%ptr = bitcast i64 addrspace(3)* %out to i32 addrspace(3)*
|
|
%ptr255 = getelementptr i32 addrspace(3)* %ptr, i32 255
|
|
%ptri64 = bitcast i32 addrspace(3)* %ptr255 to i64 addrspace(3)*
|
|
store i64 0, i64 addrspace(3)* %out, align 4
|
|
ret void
|
|
}
|