mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-06 09:54:49 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150878 91177308-0d34-0410-b5e6-96231b3b80d8
52 lines
1.5 KiB
TableGen
52 lines
1.5 KiB
TableGen
//===-- PTXInstrFormats.td - PTX Instruction Formats -------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
// Rounding Mode Specifier
|
|
/*class RoundingMode<bits<3> val> {
|
|
bits<3> Value = val;
|
|
}
|
|
|
|
def RndDefault : RoundingMode<0>;
|
|
def RndNearestEven : RoundingMode<1>;
|
|
def RndNearestZero : RoundingMode<2>;
|
|
def RndNegInf : RoundingMode<3>;
|
|
def RndPosInf : RoundingMode<4>;
|
|
def RndApprox : RoundingMode<5>;*/
|
|
|
|
|
|
// Rounding Mode Operand
|
|
def RndMode : Operand<i32> {
|
|
let PrintMethod = "printRoundingMode";
|
|
}
|
|
|
|
def RndDefault : PatLeaf<(i32 0)>;
|
|
|
|
// PTX Predicate operand, default to (0, 0) = (zero-reg, none).
|
|
// Leave PrintMethod empty; predicate printing is defined elsewhere.
|
|
def pred : PredicateOperand<OtherVT, (ops RegPred, i32imm),
|
|
(ops (i1 zero_reg), (i32 2))>;
|
|
|
|
def RndModeOperand : Operand<OtherVT> {
|
|
let MIOperandInfo = (ops i32imm);
|
|
}
|
|
|
|
// Instruction Types
|
|
let Namespace = "PTX" in {
|
|
|
|
class InstPTX<dag oops, dag iops, string asmstr, list<dag> pattern>
|
|
: Instruction {
|
|
dag OutOperandList = oops;
|
|
dag InOperandList = !con(iops, (ins pred:$_p));
|
|
let AsmString = asmstr; // Predicate printing is defined elsewhere.
|
|
let Pattern = pattern;
|
|
let isPredicable = 1;
|
|
}
|
|
}
|