| .. |
|
AArch64
|
[AArch64] Also combine vector selects fed by non-i1 SETCCs.
|
2015-04-27 21:43:12 +00:00 |
|
ARM
|
Switch lowering: Take branch weight into account when ordering for fall-through
|
2015-04-27 23:35:22 +00:00 |
|
BPF
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
CPP
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
Generic
|
Switch lowering: Take branch weight into account when ordering for fall-through
|
2015-04-27 23:35:22 +00:00 |
|
Hexagon
|
[Hexagon] Use constant extenders to fix up hardware loops
|
2015-04-27 14:16:43 +00:00 |
|
Inputs
|
|
|
|
Mips
|
Reapply "[mips][FastISel] Implement shift ops for Mips fast-isel.""
|
2015-04-27 13:28:05 +00:00 |
|
MSP430
|
|
|
|
NVPTX
|
[NVPTX] Handle addrspacecast constant expressions in aggregate initializers
|
2015-04-28 17:18:30 +00:00 |
|
PowerPC
|
[PPC64LE] Remove unnecessary swaps from lane-insensitive vector computations
|
2015-04-27 19:57:34 +00:00 |
|
R600
|
R600: Fix up for AsmPrinter's OutStreamer being a unique_ptr
|
2015-04-28 17:37:03 +00:00 |
|
SPARC
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
SystemZ
|
Allow memory intrinsics to be tail calls
|
2015-04-13 17:16:45 +00:00 |
|
Thumb
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
|
Thumb2
|
Thumb2: When applying branch optimizations, visit branches in reverse order.
|
2015-04-23 20:31:35 +00:00 |
|
WinEH
|
[WinEH] Split blocks at calls to llvm.eh.begincatch
|
2015-04-28 21:54:14 +00:00 |
|
X86
|
transform fadd chains to increase parallelism
|
2015-04-28 21:03:22 +00:00 |
|
XCore
|
[opaque pointer type] Add textual IR support for explicit type parameter to the call instruction
|
2015-04-16 23:24:18 +00:00 |
0595a97817