Evan Cheng 66a48bbc35 Teach tblgen to accept register source operands in patterns, e.g.
def SHL8rCL  : I<0xD2, MRM4r, (ops R8 :$dst, R8 :$src),
                 "shl{b} {%cl, $dst|$dst, %CL}",
                 [(set R8:$dst, (shl R8:$src, CL))]>, Imp<[CL],[]>;

This generates a CopyToReg operand and added its 2nd result to the shl as
a flag operand.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24557 91177308-0d34-0410-b5e6-96231b3b80d8
2005-12-01 00:18:45 +00:00
..
2005-11-21 23:06:08 +00:00
2005-04-21 20:39:54 +00:00
2005-11-16 07:21:15 +00:00
2005-10-20 07:37:59 +00:00
2005-10-21 15:49:28 +00:00
2005-04-21 20:39:54 +00:00
2005-07-11 04:49:33 +00:00
2005-11-06 17:40:18 +00:00
2005-08-01 20:38:31 +00:00
2005-10-24 04:13:21 +00:00
2005-04-22 03:46:24 +00:00
2005-08-18 18:44:33 +00:00
2005-01-05 16:27:34 +00:00
2005-04-21 20:39:54 +00:00