mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
66e19c3e9d
llc to recognize MIPS16 as a MIPS ASE extension. -mips16 will mean the mips16 ASE for mips32 by default. As part of fixing of adding this we discovered some small changes that need to be made to MipsInstrInfo::storeRegToStackSLot and MipsInstrInfo::loadRegFromStackSlot. We were using some "==" equality tests where in fact we should have been using Mips::<regclas>.hasSubClassEQ instead, per suggestion of Jakob Stoklund Olesen. Patch by Reed Kotler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156958 91177308-0d34-0410-b5e6-96231b3b80d8
69 lines
2.4 KiB
C++
69 lines
2.4 KiB
C++
//===-- MipsSubtarget.cpp - Mips Subtarget Information --------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the Mips specific subclass of TargetSubtargetInfo.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "MipsSubtarget.h"
|
|
#include "Mips.h"
|
|
#include "MipsRegisterInfo.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
#define GET_SUBTARGETINFO_TARGET_DESC
|
|
#define GET_SUBTARGETINFO_CTOR
|
|
#include "MipsGenSubtargetInfo.inc"
|
|
|
|
using namespace llvm;
|
|
|
|
void MipsSubtarget::anchor() { }
|
|
|
|
MipsSubtarget::MipsSubtarget(const std::string &TT, const std::string &CPU,
|
|
const std::string &FS, bool little) :
|
|
MipsGenSubtargetInfo(TT, CPU, FS),
|
|
MipsArchVersion(Mips32), MipsABI(UnknownABI), IsLittle(little),
|
|
IsSingleFloat(false), IsFP64bit(false), IsGP64bit(false), HasVFPU(false),
|
|
IsLinux(true), HasSEInReg(false), HasCondMov(false), HasMulDivAdd(false),
|
|
HasMinMax(false), HasSwap(false), HasBitCount(false), InMips16Mode(false)
|
|
{
|
|
std::string CPUName = CPU;
|
|
if (CPUName.empty())
|
|
CPUName = "mips32";
|
|
|
|
// Parse features string.
|
|
ParseSubtargetFeatures(CPUName, FS);
|
|
|
|
// Initialize scheduling itinerary for the specified CPU.
|
|
InstrItins = getInstrItineraryForCPU(CPUName);
|
|
|
|
// Set MipsABI if it hasn't been set yet.
|
|
if (MipsABI == UnknownABI)
|
|
MipsABI = hasMips64() ? N64 : O32;
|
|
|
|
// Check if Architecture and ABI are compatible.
|
|
assert(((!hasMips64() && (isABI_O32() || isABI_EABI())) ||
|
|
(hasMips64() && (isABI_N32() || isABI_N64()))) &&
|
|
"Invalid Arch & ABI pair.");
|
|
|
|
// Is the target system Linux ?
|
|
if (TT.find("linux") == std::string::npos)
|
|
IsLinux = false;
|
|
}
|
|
|
|
bool
|
|
MipsSubtarget::enablePostRAScheduler(CodeGenOpt::Level OptLevel,
|
|
TargetSubtargetInfo::AntiDepBreakMode& Mode,
|
|
RegClassVector& CriticalPathRCs) const {
|
|
Mode = TargetSubtargetInfo::ANTIDEP_NONE;
|
|
CriticalPathRCs.clear();
|
|
CriticalPathRCs.push_back(hasMips64() ?
|
|
&Mips::CPU64RegsRegClass : &Mips::CPURegsRegClass);
|
|
return OptLevel >= CodeGenOpt::Aggressive;
|
|
}
|