mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 18:29:45 +00:00
922d314e8f
Adds an instruction itinerary to all x86 instructions, giving each a default latency of 1, using the InstrItinClass IIC_DEFAULT. Sets specific latencies for Atom for the instructions in files X86InstrCMovSetCC.td, X86InstrArithmetic.td, X86InstrControl.td, and X86InstrShiftRotate.td. The Atom latencies for the remainder of the x86 instructions will be set in subsequent patches. Adds a test to verify that the scheduler is working. Also changes the scheduling preference to "Hybrid" for i386 Atom, while leaving x86_64 as ILP. Patch by Preston Gurd! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149558 91177308-0d34-0410-b5e6-96231b3b80d8
17 lines
583 B
LLVM
17 lines
583 B
LLVM
; RUN: llc < %s -mcpu=generic -march=x86 | grep add | not grep 16
|
|
|
|
%struct.W = type { x86_fp80, x86_fp80 }
|
|
@B = global %struct.W { x86_fp80 0xK4001A000000000000000, x86_fp80 0xK4001C000000000000000 }, align 32
|
|
@.cpx = internal constant %struct.W { x86_fp80 0xK4001E000000000000000, x86_fp80 0xK40028000000000000000 }
|
|
|
|
define i32 @main() nounwind {
|
|
entry:
|
|
tail call void (i32, ...)* @bar( i32 3, %struct.W* byval @.cpx ) nounwind
|
|
tail call void (i32, ...)* @baz( i32 3, %struct.W* byval @B ) nounwind
|
|
ret i32 undef
|
|
}
|
|
|
|
declare void @bar(i32, ...)
|
|
|
|
declare void @baz(i32, ...)
|