mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-03 15:29:28 +00:00
4647919784
The P7 and A2 have additional floating-point conversion instructions which allow a direct two-instruction sequence (plus load/store) to convert from all combinations (signed/unsigned i32/i64) <--> (float/double) (on previous cores, only some combinations were directly available). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178480 91177308-0d34-0410-b5e6-96231b3b80d8
53 lines
1.0 KiB
LLVM
53 lines
1.0 KiB
LLVM
; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=a2 | FileCheck %s
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define float @foo(i64 %a) nounwind {
|
|
entry:
|
|
%x = sitofp i64 %a to float
|
|
ret float %x
|
|
|
|
; CHECK: @foo
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfids 1, [[REG]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
define double @goo(i64 %a) nounwind {
|
|
entry:
|
|
%x = sitofp i64 %a to double
|
|
ret double %x
|
|
|
|
; CHECK: @goo
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfid 1, [[REG]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
define float @foou(i64 %a) nounwind {
|
|
entry:
|
|
%x = uitofp i64 %a to float
|
|
ret float %x
|
|
|
|
; CHECK: @foou
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfidus 1, [[REG]]
|
|
; CHECK: blr
|
|
}
|
|
|
|
define double @goou(i64 %a) nounwind {
|
|
entry:
|
|
%x = uitofp i64 %a to double
|
|
ret double %x
|
|
|
|
; CHECK: @goou
|
|
; CHECK: std 3,
|
|
; CHECK: lfd [[REG:[0-9]+]],
|
|
; CHECK: fcfidu 1, [[REG]]
|
|
; CHECK: blr
|
|
}
|
|
|