mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 20:32:21 +00:00
636ae2b660
Differential Revision: http://reviews.llvm.org/D3890 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210908 91177308-0d34-0410-b5e6-96231b3b80d8
77 lines
4.0 KiB
ArmAsm
77 lines
4.0 KiB
ArmAsm
# RUN: llvm-mc %s -triple=mips-unknown-linux -show-encoding -mcpu=mips64r6 \
|
|
# RUN: | FileCheck %s -check-prefix=CHECK-FIXUP
|
|
# RUN: llvm-mc %s -filetype=obj -triple=mips-unknown-linux -mcpu=mips64r6 \
|
|
# RUN: | llvm-readobj -r | FileCheck %s -check-prefix=CHECK-ELF
|
|
#------------------------------------------------------------------------------
|
|
# Check that the assembler can handle the documented syntax for fixups.
|
|
#------------------------------------------------------------------------------
|
|
# CHECK-FIXUP: addiupc $2, bar # encoding: [0xec,0b01000AAA,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC19_S2
|
|
# CHECK-FIXUP: beqc $5, $6, bar # encoding: [0x20,0xa6,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_Mips_PC16
|
|
# CHECK-FIXUP: bnec $5, $6, bar # encoding: [0x60,0xa6,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_Mips_PC16
|
|
# CHECK-FIXUP: beqzc $9, bar # encoding: [0xd9,0b001AAAAA,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC21_S2
|
|
# CHECK-FIXUP: bnezc $9, bar # encoding: [0xf9,0b001AAAAA,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC21_S2
|
|
# CHECK-FIXUP: balc bar # encoding: [0b111010AA,A,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC26_S2
|
|
# CHECK-FIXUP: bc bar # encoding: [0b110010AA,A,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC26_S2
|
|
# CHECK-FIXUP: aluipc $2, %pcrel_hi(bar) # encoding: [0xec,0x5f,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar@PCREL_HI16,
|
|
# CHECK-FIXUP: kind: fixup_MIPS_PCHI16
|
|
# CHECK-FIXUP: addiu $2, $2, %pcrel_lo(bar) # encoding: [0x24,0x42,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar@PCREL_LO16,
|
|
# CHECK-FIXUP: kind: fixup_MIPS_PCLO16
|
|
# CHECK-FIXUP: ldpc $2, bar # encoding: [0xec,0b010110AA,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar,
|
|
# CHECK-FIXUP: kind: fixup_Mips_PC18_S3
|
|
# CHECK-FIXUP: lwpc $2, bar # encoding: [0xec,0b01001AAA,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC19_S2
|
|
# CHECK-FIXUP: lwupc $2, bar # encoding: [0xec,0b01010AAA,A,A]
|
|
# CHECK-FIXUP: # fixup A - offset: 0,
|
|
# CHECK-FIXUP: value: bar, kind: fixup_MIPS_PC19_S2
|
|
#------------------------------------------------------------------------------
|
|
# Check that the appropriate relocations were created.
|
|
#------------------------------------------------------------------------------
|
|
# CHECK-ELF: Relocations [
|
|
# CHECK-ELF: 0x0 R_MIPS_PC19_S2 bar 0x0
|
|
# CHECK-ELF: 0x4 R_MIPS_PC16 bar 0x0
|
|
# CHECK-ELF: 0x8 R_MIPS_PC16 bar 0x0
|
|
# CHECK-ELF: 0xC R_MIPS_PC21_S2 bar 0x0
|
|
# CHECK-ELF: 0x10 R_MIPS_PC21_S2 bar 0x0
|
|
# CHECK-ELF: 0x14 R_MIPS_PC26_S2 bar 0x0
|
|
# CHECK-ELF: 0x18 R_MIPS_PC26_S2 bar 0x0
|
|
# CHECK-ELF: 0x1C R_MIPS_PCHI16 bar 0x0
|
|
# CHECK-ELF: 0x20 R_MIPS_PCLO16 bar 0x0
|
|
# CHECK-ELF: 0x24 R_MIPS_PC18_S3 bar 0x0
|
|
# CHECK-ELF: 0x28 R_MIPS_PC19_S2 bar 0x0
|
|
# CHECK-ELF: 0x2C R_MIPS_PC19_S2 bar 0x0
|
|
# CHECK-ELF: ]
|
|
|
|
addiupc $2,bar
|
|
beqc $5, $6, bar
|
|
bnec $5, $6, bar
|
|
beqzc $9, bar
|
|
bnezc $9, bar
|
|
balc bar
|
|
bc bar
|
|
aluipc $2, %pcrel_hi(bar)
|
|
addiu $2, $2, %pcrel_lo(bar)
|
|
ldpc $2,bar
|
|
lwpc $2,bar
|
|
lwupc $2,bar
|