mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-29 10:32:47 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
216 lines
7.2 KiB
LLVM
216 lines
7.2 KiB
LLVM
; RUN: llc -march=r600 -mcpu=verde -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
; Use a 64-bit value with lo bits that can be represented as an inline constant
|
|
; CHECK-LABEL: {{^}}i64_imm_inline_lo:
|
|
; CHECK: s_mov_b32 [[LO:s[0-9]+]], 5
|
|
; CHECK: v_mov_b32_e32 v[[LO_VGPR:[0-9]+]], [[LO]]
|
|
; CHECK: buffer_store_dwordx2 v{{\[}}[[LO_VGPR]]:
|
|
define void @i64_imm_inline_lo(i64 addrspace(1) *%out) {
|
|
entry:
|
|
store i64 1311768464867721221, i64 addrspace(1) *%out ; 0x1234567800000005
|
|
ret void
|
|
}
|
|
|
|
; Use a 64-bit value with hi bits that can be represented as an inline constant
|
|
; CHECK-LABEL: {{^}}i64_imm_inline_hi:
|
|
; CHECK: s_mov_b32 [[HI:s[0-9]+]], 5
|
|
; CHECK: v_mov_b32_e32 v[[HI_VGPR:[0-9]+]], [[HI]]
|
|
; CHECK: buffer_store_dwordx2 v{{\[[0-9]+:}}[[HI_VGPR]]
|
|
define void @i64_imm_inline_hi(i64 addrspace(1) *%out) {
|
|
entry:
|
|
store i64 21780256376, i64 addrspace(1) *%out ; 0x0000000512345678
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_0.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], 0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_0.0_f32(float addrspace(1)* %out) {
|
|
store float 0.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_0.5_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], 0.5{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_0.5_f32(float addrspace(1)* %out) {
|
|
store float 0.5, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_m_0.5_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], -0.5{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_m_0.5_f32(float addrspace(1)* %out) {
|
|
store float -0.5, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_1.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_1.0_f32(float addrspace(1)* %out) {
|
|
store float 1.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_m_1.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], -1.0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_m_1.0_f32(float addrspace(1)* %out) {
|
|
store float -1.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_2.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], 2.0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_2.0_f32(float addrspace(1)* %out) {
|
|
store float 2.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_m_2.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], -2.0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_m_2.0_f32(float addrspace(1)* %out) {
|
|
store float -2.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_4.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], 4.0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_4.0_f32(float addrspace(1)* %out) {
|
|
store float 4.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_inline_imm_m_4.0_f32
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], -4.0{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_inline_imm_m_4.0_f32(float addrspace(1)* %out) {
|
|
store float -4.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}store_literal_imm_f32:
|
|
; CHECK: v_mov_b32_e32 [[REG:v[0-9]+]], 0x45800000
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @store_literal_imm_f32(float addrspace(1)* %out) {
|
|
store float 4096.0, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_0.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], 0.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_0.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, 0.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_0.5_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], 0.5, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_0.5_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, 0.5
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_neg_0.5_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], -0.5, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_neg_0.5_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, -0.5
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_1.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], 1.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_1.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, 1.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_neg_1.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], -1.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_neg_1.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, -1.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_2.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], 2.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_2.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, 2.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_neg_2.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], -2.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_neg_2.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, -2.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_4.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], 4.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_4.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, 4.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: {{^}}add_inline_imm_neg_4.0_f32
|
|
; CHECK: s_load_dword [[VAL:s[0-9]+]]
|
|
; CHECK: v_add_f32_e64 [[REG:v[0-9]+]], -4.0, [[VAL]]{{$}}
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @add_inline_imm_neg_4.0_f32(float addrspace(1)* %out, float %x) {
|
|
%y = fadd float %x, -4.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @commute_add_inline_imm_0.5_f32
|
|
; CHECK: buffer_load_dword [[VAL:v[0-9]+]]
|
|
; CHECK: v_add_f32_e32 [[REG:v[0-9]+]], 0.5, [[VAL]]
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @commute_add_inline_imm_0.5_f32(float addrspace(1)* %out, float addrspace(1)* %in) {
|
|
%x = load float addrspace(1)* %in
|
|
%y = fadd float %x, 0.5
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @commute_add_literal_f32
|
|
; CHECK: buffer_load_dword [[VAL:v[0-9]+]]
|
|
; CHECK: v_add_f32_e32 [[REG:v[0-9]+]], 0x44800000, [[VAL]]
|
|
; CHECK-NEXT: buffer_store_dword [[REG]]
|
|
define void @commute_add_literal_f32(float addrspace(1)* %out, float addrspace(1)* %in) {
|
|
%x = load float addrspace(1)* %in
|
|
%y = fadd float %x, 1024.0
|
|
store float %y, float addrspace(1)* %out
|
|
ret void
|
|
}
|